## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to <a href="http://www.renesas.com/inquiry">http://www.renesas.com/inquiry</a>.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003





#### MITSUBISHI MICROCOMPUTERS

## M37733EHLXXXHP

PROM VERSION OF M37733MHLXXXHP

#### **DESCRIPTION**

The M37733EHLXXXHP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the PROM, RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage, and the small package.

The M37733EHLXXXHP has the same function as the M37733MHLXXXHP except that the built-in ROM is PROM. (Refer to the basic function blocks description.)

#### **FEATURES**


<ul><li>Number of basic</li></ul>	instructions	103
<ul><li>Memory size</li></ul>	PROM	. 124 Kbytes
	RAM	. 3968 bytes
●Instruction execu	tion time	
The fastest instru	iction at 12 MHz frequency	333 ns

Single power supply 2.7–5.5 V
Low power dissipation (At 3 V supply voltage, 12 MHz frequency)
9 mW (Typ.)
Interrupts 19 types, 7 levels
Multiple-function 16-bit timer 5 + 3
Serial I/O (UART or clock synchronous)
▶10-bit A-D converter 8-channel inputs
Watchdog timer
Programmable input/output
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8)
Clock generating circuit 2 circuits built-in
Small package 80-pin plastic molded fine-pitch QFP
(0.5 mm lead pitch)

#### **APPLICATION**

Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on.


Control devices for general industrial equipment such as communication equipment, and so on.

















PROM VERSION OF M37733MHLXXXHP

#### **FUNCTIONS OF M37733EHLXXXHP**

	Parameter	Functions		
Number of basic instructions		103		
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)		
Memory size	PROM	124 Kbytes		
Welliory Size	RAM	3968 bytes		
Input/Output ports	P0 – P2, P4 – P8	8-bit × 8		
Impai/Output ports	P3	4-bit X 1		
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5		
Multi-furiction timers	TB0, TB1, TB2	16-bit X 3		
Serial I/O		(UART or clock synchronous serial I/O) X 3		
A-D converter		10-bit X 1 (8 channels)		
Watchdog timer		12-bit X 1		
Interrupte		3 external types, 16 internal types		
Interrupts		Each interrupt can be set to the priority level $(0-7.)$		
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)		
Supply voltage		2.7 – 5.5 V		
Power dissipation		9 mW (at 3 V supply voltage, external clock 12 MHz frequency)		
l ower dissipation		22.5 mW (at 5 V supply voltage, external clock 12 MHz frequency)		
Input/Output characteristic	Input/Output voltage	5 V		
Output current		5 mA		
Memory expansion		Maximum 16 Mbytes		
Operating temperature range		−40 to 85 °C		
Device structure		CMOS high-performance silicon gate process		
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch)		







PROM VERSION OF M37733MHLXXXHP

#### **PIN DESCRIPTION**

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should
Хоит	Clock output	Output	be connected to the XIN pin, and the XOUT pin should be left open.
Ē	Enable output	Output	This pin functions as the enable signal output pin which indicates the access status in the internal bus. When output level of $\overline{E}$ signal is "L", data/instruction read or data write is performed.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00 – P07	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
D4 D4	1/0 / 04	1/0	In the memory expansion mode or the microprocessor mode, these pins output address $(A_0 - A_7)$ .
P10 – P17	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20 – P27	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D <sub>0</sub> – D <sub>7</sub> ) is input/output or an address (A <sub>16</sub> – A <sub>23</sub> ) is output.
P30 - P33	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, R/W, BHE, ALE, and HLDA signals are output.
P40 – P47	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41, and P42 become HOLD and RDY input pins, and a clock φ1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 can be selected as an I/O port.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input ( $\overline{\text{Klo}} - \overline{\text{Kls}}$ ).
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input (INT <sub>0</sub> – INT <sub>2</sub> ) and input pins for timers B0 to B2. P67 also functions as sub-clock $\phi$ sub output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.







PROM VERSION OF M37733MHLXXXHP

#### **PIN DESCRIPTION (EPROM MODE)**

Pin	Name	Input/Output	Functions
Vcc, Vss	Power supply		Supply 5V±10% to Vcc and 0V to Vss.
CNVss	VPP input	Input	Connect to VPP when programming or verifing.
BYTE	VPP input	Input	Connect to VPP when programming or verifing.
RESET	Reset input	Input	Connect to Vss.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
Xout	Clock output	Output	
Ē	Enable output	Output	Keep open.
AVcc, AVss	Analog supply input		Connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	Connect to Vss.
P00 – P07	Address input (A0 – A7)	Input	Port P0 functions as the lower 8 bits address input (A0 – A7).
P10 – P17	Address input (A8 – A15)	Input	Port P1 functions as the higher 8 bits address input (A8 – A15).
P20 – P27	Data I/O (D0 - D7)	I/O	Port P2 functions as the 8 bits data bus(D0 – D7).
P30	Address input (A <sub>16</sub> )	Input	P30 functions as the most significant bit address input (A16).
P31 – P33	Input port P3	Input	Connect to Vss.
P40 – P47	Input port P4	Input	Connect to Vss.
P50 – P57	Control signal input	Input	P50, P51 and P52 function as PGM, OE and CE input pins respectively. Connect P53, P54, P55 and P56 to Vcc. Connect P57 to Vss.
P60 – P67	Input port P6	Input	Connect to Vss.
P70 – P77	Input port P7	Input	Connect to Vss.
P80 – P87	Input port P8	Input	Connect to Vss.







#### **BASIC FUNCTION BLOCKS**

The M37733EHLXXXHP has the same functions as the M37733MHBXXXFP except for the following:

- (1) The built-in ROM is PROM.
- (2) The package is different.
- (3) The reset circuit is different.
- (4) The status of bit 3 of the oscillation circuit control register 1 (address 6F<sub>16</sub>) at a reset is different.
- (5) The usage condition of bit 3 of the oscillation circuit control register 1 is different.

Accordingly, refer to the basic function blocks description in the M37733MHBXXXFP except for Figure 1 (bit configuration of the oscillation circuit control register 1), Figure 3 and Figure 4 (reset circuit).

In the M37733EHLXXXHP, bit 3 of the oscillation circuit control register 1 must be "1". (Refer to Figure 1.) The status of this bit at a reset is "1".




Fig. 1 Bit configuration of oscillation circuit control register 1 (corresponding to Figure 63 in data sheet "M37733MHBXXXFP")




Fig. 2 How to write data in oscillation circuit control register 1 (identical with Figure 64 in data sheet "M37733MHBXXXFP")







#### **RESET CIRCUIT**

The microcomputer is released from the reset state when the  $\overline{\text{RESET}}$  pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address A23 – A16 to 0016, A15 – A8 to the contents of address FFFF16, and A7 – A0 to the contents of address FFFE16. Figure 3 shows the microcomputer internal status during reset. Figure 4 shows an example of a reset circuit. When the stabilized clock is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. When a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.




Fig. 4 Example of a reset circuit







Port P0 direction register	(0416)••• 0016	Watchdog timer frequency selection flag	(6116)••• 📉 📉 🗘 🗘 0
Port P1 direction register	(0516)••• 0016	Memory allocation control register	(6316)
Port P2 direction register	(0816) 0016	UART2 transmit/receive mode register	(6416) 0 0 0 0 0 0 0
Port P3 direction register	(0916)	UART2 transmit/receive control register 0	(6816)
Port P4 direction register	(0C16) 0016	UART2 transmit/receive control register 1	(6916) 0 0 0 0 0 0 1 0
Port P5 direction register	(0D16)••• 0016	Oscillation circuit control register 0	(6C <sub>16</sub> )••• 0 0 0 0 0 1
Port P6 direction register	(1016) 0016	Port function control register	(6D16)••• 0016
Port P7 direction register	(1116) 0016	Serial transmit control register	(6E16)••• X 0 0 X X X
Port P8 direction register	(1416) 0016	Oscillation circuit control register 1	(6F16)••• 0 × 0 1 0 0 0
A-D control register 0	(1E <sub>16</sub> )••• 0 0 0 0 0 ? ? ?	A-D/UART2 trans./rece. interrupt control register	(7016)
A-D control register 1	(1F16)••• 0 0 0 1 1	UART 0 transmission interrupt control registe	
UART 0 transmit/receive mode register	(3016) 0016	UART 0 receive interrupt control register	(7216)•••
UART 1 transmit/receive mode register	(3816)••• 0016	UART 1 transmission interrupt control registe	r (7316)••• X X X 0 0 0 0
UART 0 transmit/receive	(3416) 0 0 0 0 1 0 0 0	UART 1 receive interrupt control register	(7416)
control register 0 UART 1 transmit/receive	(3C <sub>16</sub> ) 0 0 0 0 1 0 0 0	Timer A0 interrupt control register	(7516)
control register 0 UART 0 transmit/receive	(3516) 0 0 0 0 0 1 0	Timer A1 interrupt control register	(7616)
control register 1 UART 1 transmit/receive	(3D <sub>16</sub> )••• 0 0 0 0 0 1 0	Timer A2 interrupt control register	(7716)
control register 1 Count start flag	(4016) 0016	Timer A3 interrupt control register	(7816)
One- shot start flag	(4216)	Timer A4 interrupt control register	(7916)
Up-down flag	(4416) 0016	Timer B0 interrupt control register	(7A <sub>16</sub> )••• 0 0 0 0
Timer A0 mode register	(5616) 0016	Timer B1 interrupt control register	(7B <sub>16</sub> )••• 0 0 0 0
Timer A1 mode register	(5716)••• 0016	Timer B2 interrupt control register	(7C16)••• 0 0 0 0
Timer A2 mode register	(5816) 0016	INTo interrupt control register	(7D16)••• 0 0 0 0 0 0
Timer A3 mode register	(5916) 0016	INT1 interrupt control register	(7E16)••• 0 0 0 0 0 0
Timer A4 mode register	(5A16)••• 0016	INT2/Key input interrupt control register	(7F16)••• 0 0 0 0 0 0
Timer B0 mode register	(5B <sub>16</sub> )••• 0 0 1 0 0 0 0 0	Processor status register (PS)	0 0 0 ? ? 0 0 0 1 ? ?
Timer B1 mode register	(5C <sub>16</sub> ) 0 0 1 0 0 0 0	Program bank register (PG)	0016
Timer B2 mode register	(5D16) 0 0 1 0 0 0 0	Program counter (PCH)	Content of FFFF16
Processor mode register 0	(5E <sub>16</sub> )••• 00 <sub>16</sub>	Program counter (PCL)	Content of FFFE <sub>16</sub>
Processor mode register 1	(5F16)••• 0	Direct page register (DPR)	000016
Watchdog timer register	(6016)••• FFF16	Data bank register (DT)	0016

Fig. 3 Microcomputer internal status during reset





#### PROM VERSION OF M37733MHLXXXHP

#### **EPROM MODE**

The M37733EHLXXXHP features an EPROM mode in addition to its normal modes. When the  $\overline{\text{RESET}}$  signal level is "L", the chip automatically enters the EPROM mode. Table 1 list the correspondence between pins and Figure 5 shows the pin connections in the EPROM mode.

The EPROM mode is the 1M mode for the EPROM that is equivalent to the M5M27C101K.

When in the EPROM mode, ports P0, P1, P2, P30, P50, P51, P52, CNVss and BYTE are used for the EPROM (equivalent to the

M5M27C101K). When in this mode, the built-in PROM can be programmed or read from using these pins in the same way as with the M5M27C101K.

This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 0100016 – 1FFFF16.

Connect the clock which is either ceramic resonator or external clock to  $X_{\text{IN}}$  pin and  $X_{\text{OUT}}$  pin.




Fig. 5 Pin connection in EPROM mode





Table 1 Pin function in EPROM mode

	M37733EHLXXXHP	M5M27C101K		
Vcc	Vcc	Vcc		
VPP	CNVss, BYTE	VPP		
Vss	Vss	Vss		
Address input	Ports P0, P1, P30	A0 - A16		
Data I/O Port P2		D0 – D7		
CE	P52	CE		
ŌĒ	P51	ŌĒ		
PGM P50		PGM		





PROM VERSION OF M37733MHLXXXHP

#### FUNCTION IN EPROM MODE 1M mode (equivalent to the M5M27C101K)

#### Reading

To read the EPROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data (A0 – A16) to be read, and the data will be output to the I/O pins D0 – D7. The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

#### **Programming**

Programming must be performed in 8 bits by a byte program. To program to the EPROM, set the  $\overline{\text{CE}}$  pin to a "L" level and the  $\overline{\text{OE}}$  pin to a "H" level. The CPU will enter the programming mode when 12.5 V is applied to the VPP pin. The address to be programmed to is selected with pins A0 – A16, and the data to be programmed is input to pins D0 – D7. Set the  $\overline{\text{PGM}}$  pin to a "L" level to being programming.

#### **Programming operation**

To program the M37733EHLXXXHP, first set Vcc = 6 V, VPP = 12.5 V, and set the address to 0100016. Apply a 0.2 ms programming pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 0.2 ms programming pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (X) before the data can be read OK, and then write the data again, applying a further once this number of pulses (0.2  $\times$  X ms).

When this series of programming operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been programmed, read with VCC = VPP = 5 V (or VCC = VPP = 5.5 V).

Table 2. I/O signal in each mode

Pin Mode	CE	ŌĒ	PGM	VPP	Vcc	Data I/O
Read-out	VIL	VIL	Х	5 V	5 V	Output
Output	VIL	VIH	Χ	5 V	5 V	Floating
Disable	ViH	Χ	Х	5 V	5 V	Floating
Programming	VIL	VIH	VIL	12.5 V	6 V	Input
Programming Verify	VIL	VIL	ViH	12.5 V	6 V	Output
Program Disable	ViH	VIH	VIH	12.5 V	6 V	Floating

Note 1 : An X indicates either VIL or VIH.

#### Programming operation (equivalent to the M5M27C101K)


AC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, VCC = 6 V ± 0.25 V, VPP = 12.5 ± 0.3 V, unless otherwise noted)

Symbol	Parameter	Took oo addaa		1.124		
		Test conditions	Min.	Тур.	Max.	Unit
tAS	Address setup time		2			μs
toes	OE setup time		2			μs
tDS	Data setup time		2			μs
tah	Address hold time		0			μs
tDH	Data hold time		2			μs
tDFP	Output enable to output float delay		0		130	ns
tvcs	Vcc setup time		2			μs
tvps	VPP setup time		2			μs
tPW	PGM pulse width		0.19	0.2	0.21	ms
topw	PGM over program pulse width		0.19		5.25	ms
tces	CE setup time		2			μs
tOE	Data valid from OE				150	ns






#### **AC** waveforms



#### Programming algorithm flow chart

Test conditions for A.C. characteristics Input voltage: VIL = 0.45 V, VIH = 2.4 V Input rise and fall times (10 % - 90 %):  $\leq 20 \text{ ns}$  Reference voltage at timing measurement: Input, Output "L" = 0.8 V, "H" = 2 V








PROM VERSION OF M37733MHLXXXHP

#### **SAFETY INSTRUCTIONS**

- (1) A high voltage is used for programming. Take care that overvoltage is not applied. Take care especially at power on.
- (2) The programmable M37733EHLHP that is shipped in blank is also provided. For the M37733EHLHP, Mitsubishi Electric corp. does not perform PROM programming test and screening following the assembly processes. To improve reliability after programming, performing programming and test according to the flow below before use is recommended.



Caution: Never expose to 150 °C exceeding 100 hours.

#### **ADDRESSING MODES**

The M37733EHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

#### **MACHINE INSTRUCTION LIST**

The M37733EHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

#### DATA REQUIRED FOR PROM ORDERING

Please send the following data for writing to PROM.

- (1) M37733EHLXXXHP writing to PROM order confirmation form
- (2) 80P6D, 80P6Q mark specification form
- (3) ROM data (EPROM 3 sets)





PROM VERSION OF M37733MHLXXXHP

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		−0.3 to +7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to +12 (Note)	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, Xout, Ē		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

Note. When the EPROM is programmed, input voltage of pins CNVss and BYTE is 13 V respectively.

#### **RECOMMENDED OPERATING CONDITIONS** (Vcc = 2.7 – 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter		Limits			
Syllibol	Faidiffeter	Min.	Тур.	Max.	Unit	
Vcc	Power source voltage f(XIN): Operating	2.7		5.5	.,	
VCC	f(Xin) : Stopped, f(Xcin) = 32.768 kHz	2.7		5.5	V	
AVcc	Analog power source voltage		Vcc		V	
Vss	Power source voltage		0		V	
AVss	Analog power source voltage		0		V	
ViH	High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	٧	
ViH	High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0.8 Vcc		Vcc	V	
ViH	High-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0.5 Vcc		Vcc	٧	
VIL	Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	٧	
VIL	Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0		0.2Vcc	V	
VIL	Low-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0		0.16Vcc	٧	
IOH(peak)	High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA	
IOH(avg)	High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA	
IOL(peak)	Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			10	mA	
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			16	mA	
IOL(avg)	Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			5	mA	
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			12	mA	
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz	
f(Xcin)	Sub-clock oscillation frequency		32.768	50	kHz	

Notes 1. Average output current is the average value of a 100 ms interval.

- 2. The sum of IOL(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOH(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOL(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IOH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
- **4.** The maximum value of  $f(X_{N}) = 6$  MHz when the main clock division selection bit = "1".







PROM VERSION OF M37733MHLXXXHP

### **ELECTRICAL CHARACTERISTICS** (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Limits Typ.	Max.	Unit
	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33,	V 5 V I= 40 A		тур.	IVIAX.	
Voн	P40 – P47, P50 – P57, P60 – P67, P70 – P77,	Vcc = 5 V, IOH = −10 mA	3			V
	P80 – P87	Vcc = 3 V, IOH = -1 mA	2.5			
Voн	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	Vcc = 5 V, IoH = -400 μA	4.7			V
		Vcc = 5 V, loh = -10 mA	3.1			
Vон	High-level output voltage P30 - P32	Vcc = 5 V, loн = -400 μA	4.8			V
		Vcc = 3 V, loн = -1 mA	2.6			1
		Vcc = 5 V, loh = -10 mA	3.4			
Vон	High-level output voltage E	Vcc = 5 V, IoH = -400 μA	4.8			V
		Vcc = 3 V, loн = -1 mA	2.6			
	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33,	Vcc = 5 V, loL = 10 mA			2	
Vol	P40 – P43, P54 – P57, P60 – P67, P70 – P77,				0.5	V
	P80 – P87	Vcc = 3 V, loL = 1 mA				
√oL	Low-level output voltage P44 – P47, P50 – P53	Vcc = 5 V, loL = 16 mA		-	1.8	V
Vol	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	Vcc = 3 V, loL = 10 mA	279			V
VOL	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	Vcc = 5 V, loL = 2 mA	- 35		0.45 1.9	V
Vol L	Low-level output voltage P30 – P32	Vcc = 5 V, lot = 10 mA	COLUMN TO SERVICE STATE OF THE PERSON STATE OF		0.43	V
/OL	Low-level output voltage F 30 – F 32	Vcc = 5 V, $IoL = 2 mAVcc = 3 V$ , $IoL = 1 mA$			0.43	- V
		VCC = 5  V, IOL = 1  IIIA VCC = 5  V, IOL = 10  mA			1.6	+
Vol	Low-level output voltage $\bar{E}$	VCC = 5  V, IOL = 10  Hz			0.4	V
VOL		VCC = 3  V, IOL = 2  mA			0.4	† •
	Hysteresis HOLD, RDY, TA0ın – TA4ın, TB0ın – TB2ın,	Vcc = 5 V	0.4		1	
VT+ – VT–	INTo – INT2, ADTRG, CTS0, CTS1, CTS2, CLK0,	VCC = 5 V	0.4			V
	CLK1, CLK2, Kl0 – Kl3	Vcc = 3 V	0.1		0.7	
., .,	Lhistoresia DEGET	Vcc = 5 V	0.2		0.5	V
VT+ – VT–	Hysteresis RESET	Vcc = 3 V	0.1		0.4	] <b>'</b>
VT+ – VT–	Hysteresis XIN	Vcc = 5 V	0.1		0.4	V
V I+ - V I-	Hysteresis Ain	Vcc = 3 V	0.06		0.26	٧
VT+ – VT–	Hysteresis Xcın (When external clock is input)	Vcc = 5 V	0.1		0.4	V
V I + - V I -	Trysteresis Acin (When external clock is input)	Vcc = 3 V	0.06		0.26	
	High-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33,	Vcc = 5 V, Vi = 5 V			5	
lін	P40 – P47, P50 – P57, P60 – P67, P70 – P77,	Vcc = 3 V, Vı = 3 V			4	μΑ
	P80 – P87, XIN, RESET, CNVss, BYTE  Low-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33,	Vcc = 5 V, Vı = 0 V			-5	
lıL	P40 – P47, P50 – P53, P60, P61, P65 – P67,	,				μА
	P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, Vı = 0 V			-4	
	Low-level input current P54 - P57, P62 - P64	VI = 0 V, Vcc = 5	V		-5	
	<u> </u>	without a pull-up	V		-4	μА
lıL		1 ansistor				
		, VCC = 3	V −0.25	-0.5	-1.0	A
		with a pull-up transistor Vcc = 3	V -0.08	-0.18	-0.35	mA
VRAM	RAM hold voltage	When clock is stopped.	2			V





PROM VERSION OF M37733MHLXXXHP

#### **ELECTRICAL CHARACTERISTICS** (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		Unit
				Min.	Тур.	Max.	Offic
Icc			Vcc = 5 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		4.5	9	mA
			Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		3	6	mA
	Power source current When single-chip mode, output pins are open, and other pins are Vss.	e mode, output pins	Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 0.75 MHz), f(XCIN): Stopped, in operating	3	0.4	0.8	mA
		other pins are Vss.	Vcc = 3 V, f(XIN) = 12 MHz (square waveform), f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 2)		6	12	μΑ
		Vcc = 3 V, f(XIN) : Stopped, f(XCIN) = 32.768 kHz, in operating (Note 3)		30	60	μΑ	
		Vcc = 3 V, f(XIN) : Stopped, f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 4)		3	6	μА	
			Ta = 25 °C, when clock is stopped			1	μА
			Ta = 85 °C, when clock is stopped			20	μА

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

- 2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
- 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- 4. This applies when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1".

#### A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			1.114
	1 drameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution	VREF = VCC			10	Bits
_	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
tconv	Conversion time		19.6			μs
VREF	Reference voltage		2.7		Vcc	V
VIA	Analog input voltage		0		VREF	V

Note. This applies when the main clock division selection bit = "0" and  $f(f_2) = 6 \text{ MHz}$ .





PROM VERSION OF M37733MHLXXXHP

TIMING REQUIREMENTS (Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

**Notes 1.** This applies when the main clock division selection bit = "0" and f(f2) = 6 MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

#### **External clock input**

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Olin
tc	External clock input cycle time (Note 1)	83		ns
tw(H)	External clock input high-level pulse width (Note 2)	33		ns
tw(L)	External clock input low-level pulse width (Note 2)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

**Notes 1.** When the main clock division selection bit = "1", the minimum value of  $t_c$  = 166 ns.

2. When the main clock division selection bit = "1", values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

#### Single-chip mode

Symbol	Parameter		Limits	
Symbol	Faidilletei	Min.	Max.	Unit
tsu(P0D-E)	Port P0 input setup time	200		ns
tsu(P1D-E)	Port P1 input setup time	200		ns
tsu(P2D-E)	Port P2 input setup time	200		ns
tsu(P3D-E)	Port P3 input setup time	200		ns
tsu(P4D-E)	Port P4 input setup time	200		ns
tsu(P5D-E)	Port P5 input setup time	200		ns
tsu(P6D-E)	Port P6 input setup time	200		ns
tsu(P7D-E)	Port P7 input setup time	200		ns
tsu(P8D-E)	Port P8 input setup time	200		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns

#### Memory expansion mode and microprocessor mode

Symbol	Parameter	Lir	Unit	
Gymbol		Min.	Max.	Offic
tsu(D-E)	Data input setup time	50		ns
tsu(RDY- 1)	RDY input setup time	80		ns
tsu(HOLD- 1)	HOLD input setup time	80		ns
th(E-D)	Data input hold time	0		ns
th( 1-RDY)	RDY input hold time	0		ns
th( 1-HOLD)	HOLD input hold time	0		ns



#### **MITSUBISHI MICROCOMPUTERS**



#### M37733EHLXXXHP

PROM VERSION OF M37733MHLXXXHP

#### Timer A input (Count input in event counter mode)

Symbol	Parameter		Limits		
	i didiletei	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	250		ns	
tw(TAH)	TAin input high-level pulse width	125		ns	
tw(TAL)	TAin input low-level pulse width	125		ns	

#### Timer A input (Gating input in timer mode)

Symbol	Parameter		Limits		
Symbol	i diametei	Min.	Max.	Unit	
tc(TA)	TAiın input cycle time (Note)	666		ns	
tw(TAH)	TAil input high-level pulse width (Note)	333		ns	
tw(TAL)	TAil input low-level pulse width (Note)	333		ns	

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS" on page 20.

#### Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter		Limits	
Cymbol			Max.	Unit
tc(TA)	TAin input cycle time (Note)	666		ns
tw(TAH)	TAil input high-level pulse width	166		ns
tw(TAL)	TAiın input low-level pulse width	166		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS" on page 20.

#### Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter		Limits	
Symbol			Max.	Unit
tw(TAH)	TAil input high-level pulse width	166		ns
tw(TAL)	TAil input low-level pulse width	166		ns

#### Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3333		ns
tw(UPH)	TAiout input high-level pulse width	1666		ns
tw(UPL)	TAiout input low-level pulse width	1666		ns
tsu(UP-TIN)	TAiout input setup time	666		ns
th(TIN-UP)	TAiout input hold time	666		ns

#### Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter		Limits		
Symbol	r arameter	Min.	Max.	Unit	
tc(TA)	TAjın input cycle time	2000		ns	
tsu(ТАjın-ТАjоит)	TAjın input setup time	500		ns	
tsu(ТАјоит-ТАјім)	TAjout input setup time	500		ns	



#### **MITSUBISHI MICROCOMPUTERS**



#### M37733EHLXXXHP

PROM VERSION OF M37733MHLXXXHP

#### Timer B input (Count input in event counter mode)

Symbol	Parameter	Lir	Unit	
	r arameter			Max.
tc(TB)	TBiin input cycle time (one edge count)	250		ns
tw(TBH)	TBiin input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBiเท input low-level pulse width (one edge count)	125		ns
tc(TB)	TBin input cycle time (both edges count)	500		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	250		ns

#### Timer B input (Pulse period measurement mode)

Symbol Parameter		Limits		Unit
Oymboi	i didiffeter	Min.	Max.	Office
tc(TB)	TBin input cycle time (Note)			ns
tw(TBH)	TBin input high-level pulse width (Note)			ns
tw(TBL)	TBin input low-level pulse width (Note)			ns

 $\textbf{Note.} \ \ \text{Limits change depending on } f(XIN). \ \ \text{Refer to "DATA FORMULAS" on page 20}.$ 

#### Timer B input (Pulse width measurement mode)

Symbol	Symbol Parameter		Limits		Unit
Symbol			Min.	Max.	Office
tc(TB)	TBin input cycle time (Note)		666		ns
tw(TBH)	ТВім input high-level pulse width (Note)		333		ns
tw(TBL)	TBiin input low-level pulse width (Note)		333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS" on page 20.

#### **A-D trigger input**

Symbol	Symbol Parameter		Limits		
Oymboi	i didiffeter	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns	
	ADTRG input low-level pulse width			ns	

#### Serial I/O

Symbol	Parameter	Lir	Unit	
Syrribor	raiametei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width			ns
tw(CKL)	CLKi input low-level pulse width			ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time			ns
tsu(D-C)	RxDi input setup time			ns
th(C-D)	RxDi input hold time			ns

#### External interrupt INTi input, key input interrupt Kli input

Symbol	Parameter		Limits		
Symbol	Falameter	Min.	Max.	Unit	
tw(INH)	INTi input high-level pulse width	250		ns	
tw(INL)	INTi input low-level pulse width	250		ns	
tw(KIL)	Kli input low-level pulse width	250		ns	





PROM VERSION OF M37733MHLXXXHP

#### **DATA FORMULAS**

#### Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit		
Cymbol	Falametei	Min.	Max.	Ullit		
tc(TA)	TAin input cycle time	8 X 10 <sup>9</sup> 2 · f(f <sub>2</sub> )		ns		
tw(TAH)	TAil input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns		
tw(TAL)	TAiın input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns		

#### Timer A input (External trigger input in one-shot pulse mode)

	Symbol Parameter		Limits			l lmit
`	Jyllibol	r alalietei		Min.	Max.	Unit
tc(T	ГА)	TAim input cycle time	0	8 × 10 <sup>9</sup> 2 · f(f <sub>2</sub> )		ns

#### Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits	Unit	
Cymbol	i didilicioi	Min.	Max.	Unit
tc(TB)	ТВім input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TBH)	ТВіік input high-level pulse width	$\frac{4 \times 10^{9}}{2 \cdot f(f_{2})}$		ns
tw(TBL)	TBin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Note.  $f(f_2)$  represents the clock  $f_2$  frequency.

For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".







#### **SWITCHING CHARACTERISTICS**

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}, f(XIN) = 12 \text{ MHz}, unless otherwise noted (Note))}$ 

#### Single-chip mode

Symbol	nbol Parameter Test conditions		Lir	nits	Unit
Gymbol	i didifictei	rest conditions	Min.	Max.	Offic
td(E-P0Q)	Port P0 data output delay time			300	ns
td(E-P1Q)	Port P1 data output delay time			300	ns
td(E-P2Q)	Port P2 data output delay time			300	ns
td(E-P3Q)	Port P3 data output delay time			300	ns
td(E-P4Q)	Port P4 data output delay time	Fig. 6		300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
td(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns

**Note.** This applies when the main clock division selection bit = "0" and  $f(f_2) = 6$  MHz.




Fig. 6 Measuring circuit for ports P0 – P8 and  $\phi 1$ 



PROM VERSION OF M37733MHLXXXHP

#### Memory expansion mode and microprocessor mode

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}, f(XiN) = 12 \text{ MHz} (Note 1), unless otherwise noted)$ 

Symbol	Parameter	(Note 2)	Test	Liı	mits	Unit
Cymbol	i arameter	Wait mode	conditions	Min.	Max.	Unit
		No wait		20		ns
td(An–E)	Address output delay time	Wait 1				
		Wait 0		182		ns
		No wait		20		ns
td(A-E)	Address output delay time	Wait 1				
		Wait 0		162		ns
th(E-An)	Address hold time			40		ns
		No wait		10		ns
tw(ALE)	ALE pulse width	Wait 1		40		115
		Wait 0		123		ns
		No wait		10		ns
tsu(A-ALE)	Address output setup time	Wait 1	Sec. and			113
		Wait 0	and the same	93		ns
<b>.</b>	A.11	No wait		9		ns
th(ALE-A)	Address hold time	Wait 1				
		Wait 0	di	40		ns
td(ALE-E)	ALE output delay time	No wait	Fig. 6	4		ns
tu(ALL-L)	ALE output delay time	Wait 1	1 19. 0	40		ns
t (	Data autout dalay time	Wait 0		40	90	ns
td(E-DQ)	Data output delay time  Data hold time			40	90	ns
tn(E-DQ)	Data floid time	No wait		131		ns
tw(EL)	E pulse width	Wait 1				113
(==)	E puise width	Wait 0		298		ns
tpxz(E-DZ)	Floating start delay time	valto			10	ns
tpzx(E-DZ)	Floating release delay time			53		ns
		No wait		20		ns
td(BHE-E)	BHE output delay time	Wait 1		20		113
		Wait 0		182		ns
		No wait		20		ns
td(R/W-E)	R/W output delay time	Wait 1				113
		Wait 0		182		ns
th(E-BHE)	BHE hold time			33		ns
th(E-R/W)	R/W hold time			33		ns
td(E-ф1)	φ1 output delay time			0	30	ns
td(φ1−HLDA)	HLDA output delay time				120	ns

**Notes 1.** This applies when the main clock division selection bit = "0" and  $f(f_2) = 6$  MHz.

2. No wait : Wait bit = "1".

Wait 1: The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0: The external memory area is accessed with wait bit = "0" and wait selection bit = "0".



PROM VERSION OF M37733MHLXXXHP

#### Memory expansion mode and microprocessor mode

Bus timing data formulas (Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz (Max., Note 1), unless otherwise noted)

			Limits		
Symbol	Parameter	Wait mode	Min.	Max.	Unit
		No wait	1 ∨ 109		
		Wait 1	$\frac{1 \times 10}{2 \cdot f(f_2)} - 63$		ns
td(An–E)	Address output delay time		3 X 10 <sup>9</sup>		
		Wait 0	$\frac{3 \times 10}{2 \cdot f(f_2)} - 68$		ns
		No wait	$\frac{1 \times 10^9}{1000} - 63$		
+ // E	Address output delay time	Wait 1	${2 \cdot f(f_2)} = 03$		ns
td(A–E)	Address output delay time	Wait 0	3 X 10 <sup>9</sup> - 88		ns
		Wait 0	2 · f(f2)		113
th(E-An)	Address hold time		$\frac{1 \times 10^9}{200}$ - 43		ns
		NI	2 · f(f2)		
		No wait	$\frac{1 \times 10^9}{2 \times 440} - 43$		ns
tw(ALE)	ALE pulse width	Wait 1	$2 \cdot f(f_2)$ 2 × 10 <sup>9</sup>		
		Wait 0	$\frac{2 \times 10^{3}}{2 \cdot f(f_2)} - 43$		ns
		No wait	1 ¥ 109		
	Address setting the s	Wait 1	$\frac{1}{2 \cdot f(f_2)} - 73$		ns
tsu(A–ALE)	Address output setup time	400	2 ¥ 10 <sup>9</sup>		
		Wait 0	$\frac{2 \times 10}{2 \cdot f(f_2)} - 73$		ns
		No wait	9		
th/ALE A)	Address hold time	Wait 1			ns
th(ALE-A)	Address field time	Wait 0	1 X 10 <sup>9</sup> - 43		ns
		wait 0	2 · f(f2)		115
		No wait	4		ns
td(ALE-E)	ALE output delay time	Wait 1			
		Wait 0	$\frac{1 \times 10^9}{2 \times 10^{10}} - 43$		ns
t			2 · f(f2)	90	
td(E-DQ)	Data output delay time		1 X 10 <sup>9</sup>	90	ns
th(E-DQ)	Data hold time		$\frac{1 \times 10^{3}}{2 \cdot f(f_2)} - 43$		ns
			2 X 10 <sup>9</sup>		
	= 1	No wait	$\frac{2 \times 10}{2 \cdot f(f_2)} - 35$		ns
tw(EL)	E pulse width	Wait 1	4 ¥ 10 <sup>9</sup>		
		Wait 0	$\frac{7 \times 10}{2 \cdot f(f_2)} - 35$		ns
tpxz(E-DZ)	Floating start delay time		,	10	ns
tpzx(E-DZ)	Floating release delay time		1 X 10 <sup>9</sup> - 30		ns
tpzx(E-DZ)	Floating release delay time		${2 \cdot f(f_2)}$ $-30$		115
		No wait	1 X 10 <sup>9</sup> - 63		ns
td(BHE-E)	BHE output delay time	Wait 1	2 · f(f2)		
•		Wait 0	$\frac{3 \times 10^9}{3 \times 10^9} - 68$		ns
			2 · f(f2)		
		No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
td(R/W–E)	R/W output delay time	-	3 ¥ 10 <sup>9</sup>		
		Wait 0	$\frac{3 \times 10}{2 \cdot f(f_2)} - 68$		ns
		I	1 ¥ 109		
th(E-BHE)	BHE hold time		$\frac{1 \times 10}{2 \cdot f(f_2)} - 50$		ns
4.5.544	D/W hold time		1 X 109		
th(E-R/W)	R/W hold time		$\frac{1\times10}{2\cdot f(f_2)}$ - 50		ns
<b>t</b> d(E-φ1)	φ1 output delay time		0	30	ns
( <del>-</del> Ψ·/	1		•		113


**Notes 1.** This applies when the main-clock division selection bit = "0".

For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".



<sup>2.</sup> f(f2) represents the clock f2 frequency.


























Memory expansion mode and microprocessor mode (When wait bit = "1")





(When wait bit = "1" or "0" in common)



#### Test conditions


- Vcc = 2.7 5.5 V
- Input timing voltage: VIL = 0.2 VCC, VIH = 0.8 VCC
   Output timing voltage: VOL = 0.8 V, VOH = 2.0 V







Memory expansion mode and microprocessor mode (No wait : When wait bit = "1")



Test conditions

• Vcc = 2.7 - 5.5 V

Output timing voltage: Vol = 0.8 V, VoH = 2.0 V
 Data input Dmin: Vil = 0.16 Vcc, ViH = 0.5 Vcc








Memory expansion mode and microprocessor mode

(Wait 1: The external memory area is accessed when wait bit = "0" and wait selection bit = "1".)



Test conditions

- Vcc = 2.7 5.5 V
- Output timing voltage : VoL = 0.8 V, VoH = 2.0 V Data input DmIN : VIL = 0.16 Vcc, VIH = 0.5 Vcc








Memory expansion mode and microprocessor mode

(Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)



#### Test conditions


- Vcc = 2.7 5.5 V
- $\bullet$  Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input Dmin : VIL = 0.16 Vcc, VIH = 0.5 Vcc







#### **PACKAGE OUTLINE**





PROM VERSION OF M37733MHLXXXHP

GZZ-SH00-42B<68A0>

# 7700 FAMILY WRITING TO PROM ORDER CONFIRMATION FORM SINGLE-CHIP 16-BIT MICROCOMPUTER M37733EHLXXXHP MITSUBISHI ELECTRIC

	RO	M number	
l		Date:	
	#	Section head signature	Supervisor signature
l	Receipt		
l	<u></u>		

Note: Please fill in all items marked \*\*

*	Customer	Company name	TEL (	)	nce ures	gnatur	Supervisor
		Date issued	Date:	.0	Issuar signat		

#### \* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three sets of EPROMs are required for each pattern.


If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas



(hexadecimal notation)

#### EPROM Type:



- (1) Set "FF16" in the shaded area.
- (2) Address 016 to 0F16 are the area for storing the data on model designation. This area must be written with the data shown below.

Address and data are written in hexadecimal notation.

	Address	Address	
4D	0	4C	8
33	1	FF	9
37	2	FF	Α
37	2	FF	В
33		FF	B C
33	5	FF	D
33 45	4 5 6	FF	E
48	7	FF	F

#### \* 2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6D Mark Specification Form (for M37733EHLXXXHP) and attach to the Writing to PROM Order Confirmation Form.

\*3. Comments






PROM VERSION OF M37733MHLXXXHP

## 80P6S (80-PIN QFP) MARK SPECIFICATION FORM 80P6D (80-PIN Fine-pitch QFP)


atalog name	Mitsubishi IC catal
-------------	---------------------

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

#### A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



Customer's Parts Number

Note: The fonts and size of characters are standard Mitsu-


bishi type.

Mitsubishi IC catalog name

Notes1: The mark field should be written right aligned.

- 2: The fonts and size of characters are standard Mitsubishi type.
- 3: Customer's parts number can be up to 10 alphanumeric characters for capital letters, hyphens, commas, periods and so on.

#### C. Special Mark Required



- Notes1: If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.
  - 2: If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required





PROM VERSION OF M37733MHLXXXHP



## Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

#### Keep safety first in your circuit designs!

Mitsubshi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any
- intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

   Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
   All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
   Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
   The prior written approved of Mitsubishi Electric Corporation is a necessary to reprint or reproduce in whole or in part these materials.
   If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## REVISION DESCRIPTION LIST

## M37733EHLXXXHP Datasheet

Rev.	Revision Description							
No.	'							
1.00	First Edition							
1.01	The following are added:							
	• PROM OF	OM ORDER CONFIRMATION FORM						
	• MARK SP	MARK SPECIFICATION FORM						
2.00	The following	g are revised:		980731				
	Page	Previous Version	Revised Version					
	P1 PIN CON- FIGURATION (TOP VIEW) P9 Fig. 5	Outline 80P6D-A	Outline 80P6D-A, <u>80P6Q-A</u>					
	P13 Right column Line 2	The M37733EHLXXXHP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.  MACHINE INSTRUCTION LIST The M37733EHLXXXHP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.						
	Line 10	(2) 80P6D mark specification form	(2) 80P6D, 80P6Q mark specification form	] <b> </b>				
	P17	Previous Version						
	Memory expansion mode and microprocessor mode	Symbol Parameter  tsu(D-E) Data input setup time	Limits Unit Min. Max. 80 ns					
	Revised Version							
		Symbol Parameter	Limits Unit					
		tsu(D–E) Data input setup time	50 ns					
				<u> </u>				