## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## M37225M6/M8/MA/MC-XXXSP, M37225ECSP

SNGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

REJ03B0136-0100Z Rev.1.00 Nov 01, 2000

#### 1. DESCRIPTION

The M37225M6/M8/MA/MC-XXXSP are single-chip microcomputers designed with CMOS silicon gate technology. They have a OSD, I<sup>2</sup>C-BUS interface, PWM output, and 12 V withstand, so it is useful for a channel selection system for TV.

The features of the M37225ECSP are similar to those of the M37225M6-XXXSP except that the chip has a built-in PROM which can be written electrically. The differences amang M37225M6/M8/ MA/MC-XXXSP are the ROM, RAM size. Accordingly, the following descriptions will be for the M37225M6-XXXSP.

2. FEATURES
• Number of basic instructions
● Memory size
ROM 24K bytes (M37225M6-XXXSP)
32K bytes (M37225M8-XXXSP)
40K bytes (M37225MA-XXXSP)
48K bytes (M37225MC-XXXSP, M37225ECSP)
RAM 1024 bytes (M37225M6/M8-XXXSP)
2048 bytes (M37225MA/MC-XXXSP, M37225ECSP)
(* ROM correction memory included)
●Minimum instruction execution time
0.5 μs (at 8 MHz oscillation frequency)
●Power source voltage 5 V ± 10 %
• Subroutine nesting 128 levels (Max.)
●Interrupts
• 9 hit timore

● Programmable I/O ports (Ports P0, P1, P2, P30–P32, P35) ..... 28 ●12 V withstand ports .......6 ●Serial I/O ......8-bit X 1 channel 

In operating .......165 mW (at Vcc = 5.5V, 8 MHz oscillation frequency, and OSD on)

Immediate return mode from wait state

Power dissipation

Display characters	24 characters X 2 lines
(It is possible to disp	play 3 lines or more by software)
Kinds of characters 381 kind	ds

Character display area 16 X 20 dots

Kinds of character sizes ...... Block display: 3 kinds SPRITE display: 1 kinds

Kinds of character colors. ...... 8 colors (R, G, B) Coloring unit ...... character, character background, raster

Display position

OSD function

Horizontal: 64 levels Vertical :255 levels

Attribute ...... Border (all-bordered, shadow-bordered), BUTTON

SPRITE display function

Wallpaper function Window function

Corresponding to bi-scan mode

#### 3. APPLICATION

#### **TABLE OF CONTENTS**

1. DESCRIPTION	1
2. FEAUTURES	1
3. APPLICATION	1
4. PIN CONFIGURATION	3
5. FUNCTIONAL BLOCK DIAGRAM	4
6. PERFORMANCE OVERVIEW	5
7. PIN DESCRIPTION	7
8. FUNCTIONAL DESCRIPTION	11
8.1 CENTRAL PROCESSING UNIT (CPU)	11
8.2 MEMORY	
8.3 INTERRUPTS	19
8.4 TIMERS	24
8.5 SERIAL I/O	
8.6 MULTI-MASTER I <sup>2</sup> C-BUS INTERFACE	
8.7 PWM OUTPUT CIRCUIT	44
8.8 A-D CONVERTER	49
8.9 ROM CORRECTION FUNCTION	
8.10 OSD FUNCTIONS	_
(1) Clock for OSD	57
(2) Scan mode	
(3) OSD input/output pin control	
8.10.1 Block Display	
(1) Display position	
(2) Dot size	
(3) Memory For OSD	
(4) Character Color	
(5) Character Background Color	
(6) OUT1, OUT2 Signals	
(7) Attribute	
(8) Multiple Display	
(9) Window Function	
8.10.2 SPRITE Display	
8.10.3 Raster Display	
8.11. SOFTWARE RUNAWAY DETECT FUNCTION	
8.12. RESET CIRCUIT	
8.13. CLOCK GENERATING CIRCUIT	
8.14. DISPLAY OSCILLATION CIRCUIT	
8.15. AUTO-CLEAR CIRCUIT	
8.16. ADDRESSING MODE	
8.17. MACHINE INSTRUCTIONS	88

). PROGRAMMING NOTES	88
0. ABSOLUTE MAXIMUM RATINGS	89
1. RECOMMENDED OPERATING CONDITIONS	89
2. ELECTRIC CHARACTERISTICS	90
3. A-D CONVERTER CHARACTERISTICS	92
4. MULTI-MASTER I <sup>2</sup> C-BUS BUS LINE CHARACTERISTICS	92
5. PROM PROGRAMMING METHOD	93
6. DATA REQUIRED FOR MASK ORDERS	94
7. ONE TIME PROM VERSIONS M37225ECSP MARKING	95
8. APPENDIX	96
9 PACKAGE OUTLINE	12/

#### 4. PIN CONFIGURATION




Fig. 4.1 Pin Configuration (Top View)

#### 5. FUNCTIONAL BLOCK DIAGRAM




Fig. 5.1 Functional Block Diagram of M37225

#### **6. PERFORMANCE OVERVIEW**

**Table 6.1 Performance Overview** 

	Parameter			Functions	
Number of basic	c instruction	ons		71	
Instruction execution time				$0.5\;\mu s$ (the minimum instruction execution time, at 8 MHz oscillation frequency)	
Clock frequency	/			8 MHz (maximum)	
Memory size	ROM	M37225M6-XXXSP		24K bytes	
		M37225M8-XXXSP		32K bytes	
		M37225MA-XXXSP		40K bytes	
		M37225MC-XXXSP, M37225ECSP		48K bytes	
	RAM	M37225M6/M8-	XXXSP	1024 bytes (ROM correction memory included)	
		M37225MA/MC	-XXXSP,	2048 bytes (ROM correction memory included)	
		M37225ECSP			
	OSDI	ROM		15K bytes	
	OSD I	RAM		96 bytes	
Input/Output ports	P00-F	P05	I/O	6-bit X 1 (N-channel open-drain output structure, can be used as PWM output pins)	
	P06, F	P07	I/O	2-bit X 1 (N-channel open-drain output structure, can be used as INT input pins, A-D input pin)	
	P1		I/O	8-bit X 1 (CMOS input/output structure, can be used as OSD output pin, IN input pin, A-D input pins, DA output pin, multi-master I <sup>2</sup> C-BUS interface)	
	P2		I/O	8-bit X 1 (CMOS input/output structure, can be used as serial I/O pins, timer external clock input pins)	
	P30, P31, P35		I/O	3-bit X 1 (CMOS output structure, or N-channel open-drain output structure, can be used as A-D input pins, DA output pin)	
	P32		I/O	1-bit X 1 (N-channel open-drain output structure, can be used as A-D input pin)	
	P33, P34		Input	2-bit X 1 (Can be used as OSD clock input/output pins)	
	P50, F	P51	Input	2-bit X 1 (N-channel open-drain output structure, can be used as horizonal • vertical synchronous sibnal input pins)	
	P52-P55		Output	4-bit X 1 (CMOS output structure, can be used as OSD output pins)	
Serial I/O				8-bit X 1	
Multi-master I <sup>2</sup> C	C-BUS inte	erface		1 (2 systems)	
A-D converter				8 channels (8-bit resolution)	
PWM output cire	cuit			14-bit X 2, 8-bit X 6	
Timers				8-bit timer X 4	
ROM correction function				3 vectors	
Subroutine nesting				128 levels (maximum)	
Interrupt				<16 types> INT external interrupt X 3, Internal timer interrupt X 6, Serial I/O interrupt X 1, OSD interrupt X 1, Multi-master I <sup>2</sup> C-BUS interface interrupt X 1, f(XIN)/4096 interrupt X 1, SPRITE OSD interrupt X 1, A-D conversion interrupt X 1, VSYNC interrupt X 1, BRK instruction interrupt X 1, reset X 1	
Clock generating circuit				2 built-in circuits (externally connected to a ceramic resonator or a quartz-crystal oscillator)	

**Table 6.2 Performance Overview (Continued)** 

Parameter		ameter	Functions	
OSD function Number of display characters		Number of display characters	24 characters X 2 lines	
OOD function		Dot structure	16 X 20 dots	
		Kinds of characters	381 kinds	
		Kinds of character sizes	3 kinds	
		Character font coloring	1 screen : 8 kinds (per character unit)	
Display position		Display position	Horizontal : 64 levels, Vertical : 255 levels	
Power source	e voltage		5V ± 10%	
Power	OSD ON		165 mW typ. ( at oscillation frequency f(XIN) = 8 MHz, fosc = 8 MHz)	
dissipation	OSD OFF		110 mW typ. ( at oscillation frequency f(XIN) = 8 MHz)	
	In stop mode		1.65 mW ( maximum )	
Operating temperature range			−10 °C to 70 °C	
Device structure			CMOS silicon gate process	
Package			42-pin plastic molded SDIP	

#### 7. PIN DESCRIPTION

Table 7.1 Pin Description

Pin	Name	Input/ Output	Functions
Vcc, Vss	Power source		Apply voltage of 5 V ± 10 % to (typical) Vcc, and 0 V to Vss.
CNVss	CNVss		This is connected to Vss.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a LOW for 2 $\mu s$ or more (under normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this LOW condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and
Хоит	Clock output	Output	XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
P00/PWM0– P05/PWM5, P06/INT2/A-D4,	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output. (See note 1)
P07/INT1	PWM output	Output	Pins P00–P05 are also used as PWM output pins PWM0–PWM5 respectively. The output structure is N-channel open-drain output.
	External interrupt input	Input	Pins P06 and P07 are also used as INT external interrupt input pins INT2 and INT1 respectively.
	Analog input	Input	P06 pin is also used as analog input pin A-D4.
P10/OUT2/A-D8, P11/SCL1,	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output. (See note 1)
P12/SCL2,	OSD output	Output	Pins P10 is also used as OSD output pin OUT2. The output structure is CMOS output.
P13/SDA1, Multi-master I/O Pins P11–P14 are used as SCL1, SCL2, SDA1 and I <sup>2</sup> C-BUS interface I/O I <sup>2</sup> C-BUS interface is used. The output structure is		I/O	Pins P11–P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I <sup>2</sup> C-BUS interface is used. The output structure is N-channel open-drain output.
		Pins P10, P15–P17 are also used as analog input pin A-D8, A-D1–A-D3 respectively.	
P16/A-D2, P17/DA2/A-D3	External interrupt input	Input	P15 pin is also used as INT external interrupt input pin INT3.
	DA output	Output	Pins P17 is also used as 14-bit PWM output pin DA2. The output structure is CMOS output.
P20/SCLK,	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0.  The P21/Sout(/Sin), output structure is CMOS output. (See note 1)
P22/SIN, P23/TIM3,	Serial I/O synchronous clock input/output port	I/O	P20 pin is also used as serial I/O synchronous clock input/output pin SCLK. The output structure is N-channel open-drain output.
P24/TIM2, P25–P27	Serial I/O data input/output	I/O	P21 pin is also used as serial I/O data input/output pin SOUT (/SIN). The output structure is N-channel open-drain output.
	Serial I/O data input	Input	P22 pin is also used as serial I/O data input pin SIN.
	External clock input for timer	Input	Pins P23 and P24 are also used as timer external clock input pins TIM3 and TIM2 respectively.
P30/A-D5, P31/A-D6, P32/A-D7, DA1/P35	I/O port P3	I/O	Ports P30–P32 and P35 are a 3-bit I/O port and has basically the same functions as port 0 (see note 1). Either CMOS output or N-channel open-drain output structure can be selected as ports P30, P31 and P35. The output structure of port P32 is N-channel open-drain output structure.(See notes 1, 2)
	Analog input	Input	Pins P30–P32 are also used as analog input pins A-D5–A-D7 respectively.
	DA output	Output	P35 pin is also used as 14-bit PWM output pin DA1. The output structure is CMOS output. At reset, output is undefined.
OSC1/P33,	Input port P3	Input	Pins P33 and P34 are a 2-bit input port.
OSC2/P34,	Clock input for OSD	Input	P33 pin is also used as OSD clock input pin OSC1.
	Clock output for OSD	Output	P34 pin is also used as OSD clock output pin OSC2. The output structure is CMOS output.

Table 7.2 Pin Description (continued)

Pin	Name	Input/ Output	Functions
HSYNC/P50,	Input port P5	Input	Ports P50 and P51 are a 2-bit input port.
Vsync/P51	HSYNC input	Input	This is a horizontal synchronizing signal input for OSD.
	VSYNC input	Input	This is a vertical synchronizing signal input for OSD.
R/P52,	Output port P5	Output	Ports P52–P55 are a 4-bit output port. The output structure is CMOS output.
G/P53,			
B/P54, OUT1/P55	OSD output	Output	Pins P52–P55 are also used as OSD output pins R, G, B, OUT1 respectively. The output structure is CMOS output. At reset, output is LOW.

Notes 1: Port Pi (i = 0 to 3) has the port Pi direction register which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output LOW voltage has risen, for example, because a light emitting diode was directly driven. The input pins are in the floating state, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.

2: To switch output structures, set by the following bits.

P30 : bit 6 of port P3 direction register

P31: bit 7 of port P3 direction register

P35 : bit 5 of port P35 output mode control register

When "0," CMOS output; when "1," N-channel open-drain output.






Fig. 7.1 I/O Pin Block Diagram (1)




Fig. 7.2 I/O Pin Block Diagram (2)

# 8. FUNCTIONAL DESCRIPTION 8.1 CENTRAL PROCESSING UNIT (CPU)

This microcomputer uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST, SLW instruction cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

#### 8.1.1 CPU Mode Register

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated at address 00FB16.




Fig. 8.1.1 CPU Mode Register

#### **8.2 MEMORY**

#### 8.2.1 Special Function Register (SFR) Area

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

#### 8.2.2 RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### 8.2.3 ROM

ROM is used for storing user programs as well as the interrupt vector area.

#### 8.2.4 OSD RAM

RAM for display is used for specifying the character codes and colors to display.

#### 8.2.5 OSD ROM

ROM for display is used for storing character data.

#### 8.2.6 Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

#### 8.2.7 Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.


The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

#### 8.2.8 Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

#### **8.2.9 ROM Correction Vector**

This is used as the program jump destination addresses for ROM correction.








Fig. 8.2.1 Memory Map (M37225M6/M8-XXXSP)




Fig. 8.2.2 Memory Map (M37225MA/MC-XXXSP, M37225ECSP)




Fig. 8.2.3 Memory Map of Special Function Register (SFR) (1)




Fig. 8.2.4 Memory Map of Special Function Register (SFR) (2)




Fig. 8.2.5 Memory Map of 2 Page Register Area

	< Bit allocation >	< State immediately after reset >
	: Function bit	0 : "0" immediately after reset
	Name : } ' Anotton' Sit	1 : "1" immediately after reset
	: No function bit	? : Indeterminate immediately
	O: Fix to this bit to "0" (do not write to "1")	after reset
	1: Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation b7	State immediately after reset
Processor status register (PS) Program counter (PCH) Program counter (PCL)	N V T B D I 2	Z C ? ? ? ? ? 1 ? ?  Contents of address FFFF16  Contents of address FFFE16

Fig. 8.2.6 Internal State of Processor Status Register and Program Counter at Reset

#### 8.3 INTERRUPTS

Interrupts can be caused by 16 different sources consisting of 3 external, 14 internal, 1 software, and reset. Interrupts are vectored interrupts with priorities as shown in Table 8.3.1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

- ① The contents of the program counter and processor status register are automatically stored into the stack.
- ② The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- ③ The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figures 8.3.2 to 8.3.6 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0." The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 8.3.1 shows interrupt control.

#### 8.3.1 Interrupt Causes

#### (1) VSYNC, OSD, SPRITE OSD Interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

The SPRITE OSD interrupt occurs at the completion of SPRITE display.

#### (2) INT1 to INT3 External Interrupts

The INT1 to INT3 interrupts are external interrupt inputs, the system detects that the level of a pin changes from LOW to HIGH or from HIGH to LOW, and generates an interrupt request. The input active edge can be selected by bits 3 to 5 of the interrupt input polarity register (address 00CD16): when this bit is "0," a change from LOW to HIGH is detected; when it is "1," a change from HIGH to LOW is detected. Note that both bits are cleared to "0" at reset.

#### (3) Timers 1 to 4 Interrupts

An interrupt is generated by an overflow of timers 1 to 4.

**Table 8.3.1 Interrupt Vector Addresses and Priority** 

Priority	Interrupt Source	Vector Addresses	Remarks
1	Reset	FFFF16, FFFE16	Non-maskable
2	OSD interrupt	FFFD16, FFFC16	
3	INT2 external interrupt	FFFB16, FFFA16	Active edge selectable
4	INT1 external interrupt	FFF916, FFF816	Active edge selectable
5	SPRITE OSD interrupt	FFF716, FFF616	
6	Timer 4 interrupt	FFF516, FFF416	
7	f(XIN)/4096 interrupt	FFF316, FFF216	
8	VSYNC interrupt	FFF116, FFF016	
9	Timer 3 interrupt	FFEF16, FFEE16	
10	Timer 2 interrupt	FFED16, FFEC16	
11	Timer 1 interrupt	FFEB16, FFEA16	
12	Serial I/O interrupt	FFE916, FFE816	
13	Multi-master I <sup>2</sup> C-BUS interface interrupt	FFE716, FFE616	
14	INT3 external interrupt	FFE516, FFE416	Active edge selectable
15	A-D conversion interrupt	FFE316, FFE216	
16	BRK instruction interrupt	FFDF16, FFDE16	Non-maskable

#### (4) Serial I/O Interrupt

This is an interrupt request from the clock synchronous serial I/O function.

#### (5) f(XIN)/4096 Interrupt

The f (XIN)/4096 interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM mode register 1 to "0."

### (6) Multi-master I<sup>2</sup>C-BUS Interface Interrupt

This is an interrupt request related to the multi-master  $I^2\text{C-BUS}$  interface.

#### (7) A-D Conversion Interrupt

The A-D conversion interrupt occurs at the completion of A-D conversion.

#### (8) BRK Instruction Interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 8.3.1 Interrupt Control

#### Interrupt Request Register 1 b7b6b5b4b3b2b1b0 Interrupt request register 1 (IREQ1) [Address 00FC16] After reset R W Name **Functions** Timer 1 interrupt 0: No interrupt request issued R | \* request bit (TM1R) 1 : Interrupt request issued Timer 2 interrupt 0: No interrupt request issued R :\* request bit (TM2R) 1 : Interrupt request issued Timer 3 interrupt 0: No interrupt request issued 0 R \* request bit (TM3R) 1: Interrupt request issued R :\* 0 0: No interrupt request issued Timer 4 interrupt request bit (TM4R) 1: Interrupt request issued R :\* OSD interrupt request 0 : No interrupt request issued 0 1: Interrupt request issued (OSDR) VSYNC interrupt 0: No interrupt request issued 0 R :**\*** request bit (VSCR) Interrupt request issued 0 R \* Multi-master I<sup>2</sup>C-BUS interface 0: No interrupt request issued interrupt request bit (IICR) 1 : Interrupt request issued INT3 external interrupt 0 : No interrupt request issued 0 R \* request bit (IT3R) 1: Interrupt request issued \*: "0" can be set by software, but "1" cannot be set.

Fig. 8.3.2 Interrupt Request Register 1




Fig. 8.3.3 Interrupt Request Register 2




Fig. 8.3.4 Interrupt Control Register 1




Fig. 8.3.5 Interrupt Control Register 2




Fig. 8.3.6 Interrupt Input Polarity Register

#### 8.4 TIMERS

This microcomputer has 4 timers: timers 1 to 4. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 8.4.3.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016"

#### 8.4.1 Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/4096 or f(XCIN)/4096

The count source of timer 1 is selected by setting bit 0 of timer mode register 1 (address 00F416).

Timer 1 interrupt request occurs at timer 1 overflow.

#### 8.4.2 Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16
- Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer mode register 1 (address 00F416). When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

#### 8.4.3 Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16
- External clock from the HSYNC pin
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bits 5 and 0 of timer mode register 2 (address 00F516).

Timer 3 interrupt request occurs at timer 3 overflow.

#### 8.4.4 Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/2
- Timer 3 overflow signal

The count source of timer 3 is selected by setting bits 1 and 4 of timer mode register 2 (address 00F516). When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN)/16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected. At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN)/16 is not selected as the timer 3 count source. So set both bit 0 of timer mode register 2 (address 00F516) and bit 6 at address 00C716 to "0" before execution of the STP instruction (f(XIN)/16 is selected as the timer 3 count source). The internal STP


As a result of the above procedure, the program can start under a stable clock.

clock is connected.

state is released by timer 4 overflow in this state and the internal

However, when setting "1" to bit 5 of timer mode register 1 (address 00F416), timers 3 and 4 are not set the above value, the STP state is set by executing the STP instruction. This allows to program the time to return from the STP state.

The timer-related registers is shown in Figures 8.4.1 and 8.4.2.








Fig. 8.4.1 Timer Mode Register 1




Fig. 8.4.2 Timer Mode Register 2




Fig. 8.4.3 Timer Block Diagram

#### **8.5 SERIAL I/O**

This microcomputer has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode.

The serial I/O block diagram is shown in Figure 8.5.1. The synchronous clock I/O pin (Sclk), and data output pin (SoUT) also function as port P4, data input pin (SiN) also functions as port P2.

Bit 3 of the serial I/O mode register (address 00DC16) selects whether the synchronous clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 4, 16, 32, or 64. To use SIN pin for serial I/O, set the corresponding bit of the port P2 direction register (address 00C516) to "0."

The operation of the serial I/O is described below. The operation of the serial I/O differs depending on the clock source; external clock or internal clock.




Fig. 8.5.1 Serial I/O Block Diagram

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 00DD16), and the transfer clock goes HIGH forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the SOUT pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: The an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 1 MHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 8.5.2. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- Notes 1: On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
  - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH.




Fig. 8.5.2 Serial I/O Timing (for LSB first)




Fig. 8.5.3 Serial I/O Mode Register

# 8.5.1 Serial I/O Common Transmission/Reception mode

By writing "1" to bit 6 of the serial I/O mode register, signals SIN and SOUT are switched internally to be able to transmit or receive the serial data

Figure 8.5.4 shows signals on serial I/O common transmission/reception mode.

Note: When receiving the serial data after writing "FF16" to the serial I/O register.




Fig. 8.5.4 Signals on Serial I/O Common Transmission/Reception Mode

#### 8.6 MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The multi-master I²C-BUS interface is a serial communications circuit, conforming to the Philips I²C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 8.6.1 shows a block diagram of the multi-master I²C-BUS interface and Table 8.6.1 shows multi-master I²C-BUS interface functions.

This multi-master I $^2$ C-BUS interface consists of the I $^2$ C address register, the I $^2$ C data shift register, the I $^2$ C clock control register, the I $^2$ C control register, the I $^2$ C status register and other control circuits.

Table 8.6.1 Multi-master I<sup>2</sup>C-BUS Interface Functions

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at φ = 4 MHz)

 $\phi$ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I<sup>2</sup>C control register at address 00DA16) for connections between the I<sup>2</sup>C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 8.6.1 Block Diagram of Multi-master I<sup>2</sup>C-BUS Interface

#### 8.6.1 I<sup>2</sup>C Data Shift Register

The  $I^2C$  data shift register (S0 : address 00D716) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The  $I^2C$  data shift register is in a write enable status only when the ESO bit of the  $I^2C$  control register (address 00DA16) is "1." The bit counter is reset by a write instruction to the  $I^2C$  data shift register. When both the ESO bit and the MST bit of the  $I^2C$  status register (address 00D916) are "1," the SCL is output by a write instruction to the  $I^2C$  data shift register. Reading data from the  $I^2C$  data shift register is always enabled regardless of the ESO bit value.

**Note:** To write data into the 1<sup>2</sup>C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 8.6.2 Data Shift Register

### 8.6.2 I<sup>2</sup>C Address Register

The  $I^2C$  address register (address 00D816) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

#### (1) Bit 0: read/write bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the  $\rm I^2C$  address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

#### (2) Bits 1 to 7: slave address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 8.6.3 I<sup>2</sup>C Address Register

#### 8.6.3 I<sup>2</sup>C Clock Control Register

The I<sup>2</sup>C clock control register (address 00DB<sub>16</sub>) is used to set ACK control, SCL mode and SCL frequency.

#### (1) Bits 0 to 4: SCL frequency control bits (CCR0-CCR4) These bits control the SCL frequency.

#### (2) Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

#### (3) Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

\*ACK clock: Clock for acknowledgement

#### (4) Bit 7: ACK clock bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the I<sup>2</sup>C clock control register during transmission. If data is written during transmission, the I<sup>2</sup>C clock generator is reset, so that data cannot be transmitted normally.




Fig. 8.6.4 I<sup>2</sup>C Address Register

## 8.6.4 I<sup>2</sup>C Control Register

The I<sup>2</sup>C control register (address 00DA<sub>16</sub>) controls the data communication format.

## (1) Bits 0 to 2: bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

## (2) Bit 3: I<sup>2</sup>C interface use enable bit (ESO)

This bit enables usage of the multimaster I<sup>2</sup>C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I<sup>2</sup>C status register at address 00D916).
- Writing data to the I<sup>2</sup>C data shift register (address 00D716) is disabled

## (3) Bit 4: data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "8.6.5 I<sup>2</sup>C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

## (4) Bit 5: addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I<sup>2</sup>C address register (address 00D816) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the I<sup>2</sup>C address register are compared with address data.

# (5) Bits 6 and 7: connection control bits between I<sup>2</sup>C-BUS interface and ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 8.6.5).




Fig. 8.6.5 Connection Port Control by BSEL0 and BSEL1




Fig. 8.6.6 I<sup>2</sup>C Control Register

## 8.6.5 I<sup>2</sup>C Status Register

The  $I^2C$  status register (address 00D916) controls the  $I^2C$ -BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

#### (1) Bit 0: last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00D716).

## (2) Bit 1: general call detecting flag (AD0)

This bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

\*General call: The master transmits the general call address "0016" to all slaves.

#### (3) Bit 2: slave address comparison flag (AAS)

This flag indicates a comparison result of address data.

- In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
  - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D816).
  - · A general call is received.
- In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
  - When the address data is compared with the I<sup>2</sup>C address register (8 bits consists of slave address and RBW), the first bytes match
- The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00D716).

## (4) Bit 3: arbitration lost\* detecting flag (AL)

n the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

\*Arbitration lost: The status in which communication as a master is disabled

#### (5) Bit 4: I<sup>2</sup>C-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When detecting the STOP condition in slave, the multi-master I²C-BUS interface interrupt request bit (IR) is set to "0" (interrupt request) regardless of falling of PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 8.6.8 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- Writing "1" to the PIN bit
- Executing a write instruction to the I<sup>2</sup>C data shift register (address 00D716).
- When the ESO bit is "0"
- At reset

Note: It takes 8 BCLK cycles or more until PIN bit become "1" after write instructions are executed to these registers.

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- · Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

#### (6) Bit 5: bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (See note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the  $I^2C$  control register (address 00DA16) is "0" and at reset, the BB flag is kept in the "0" state.

## (7) Bit 6: communication mode specification bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I<sup>2</sup>C control register (address 00DA16) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the R/W bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- · When arbitration lost is detected.
- When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset



## (8) Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- · When a STOP condition is detected.
- When occurrence of a START condition is disabled by the START condition duplication preventing function (Note).
- · At reset

Note: The START condition duplication prevention function disables the START condition generation, reset of bit counter reset, and SCL output, when the following condition is satisfied:

a START condition is set by another master device.




Fig. 8.6.7 I<sup>2</sup>C Status Register




Fig. 8.6.8 Interrupt Request Signal Generation Timing

#### 8.6.6 START Condition Generation Method

When the ESO bit of the  $I^2C$  control register (address 00DA16) is "1," execute a write instruction to the  $I^2C$  status register (address 00D916) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.9 for the START condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.9 START Condition Generation Timing Diagram

#### 8.6.7 STOP Condition Generation Method

When the ESO bit of the I<sup>2</sup>C control register (address 00DA16) is "1," execute a write instruction to the I<sup>2</sup>C status register (address 00D916) for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.10 for the STOP condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.10 STOP Condition Generation Timing Diagram

Table 8.6.2 START Condition/STOP Condition Generation Timing Table

Item	Standard Clock Mode	High-speed Clock Mode			
Setup time	5.0 - (00	0.5 (40 1 )			
(START condition)	5.0 μs (20 cycles)	2.5 μs (10 cycles)			
Setup time	4.25 μs (17 cycles)	1.75 μs (7 cycles)			
(STOP condition)	4.25 μs (17 cycles)				
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)			
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 μs (6 cycles)			

Note: Absolute time at  $\phi$  = 4 MHz. The value in parentheses denotes the number of  $\phi$  cycles.

#### 8.6.8 START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 8.6.11 and Table 8.6.3. Only when the 3 conditions of Table 8.6.3 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 8.6.11 START Condition/STOP Condition Detect Timing Diagram

**Table 8.6.3 START Condition/STOP Condition Detect Conditions** 

Standard Clock Mode	High-speed Clock Mode
6.5 μs (26 cycles) < SCL	1.0 μs (4 cycles) < SCL
release time	release time
3.25 μs (13 cycles) < Setup time	0.5 μs (2 cycles) < Setup time
3.25 µs (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time

Note: Absolute time at  $\phi$  = 4 MHz. The value in parentheses denotes the number of  $\phi$  cycles.

#### 8.6.9 Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

#### (1) 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the  $I^2C$  control register (address 00DA16) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the  $I^2C$  address register (address 00D816). At the time of this comparison, address comparison of the RBW bit of the  $I^2C$  address register (address 00D816) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 8.6.12, (1) and (2).

#### (2) 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the  $I^2C$  control register (address 00DA16) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the  $I^2C$  address register (address 00D816). At the time of this comparison, an address comparison between the RBW bit of the  $I^2C$  address register (address 00D816) and the  $I^2C$  address register (address data transmitted from the master is made. In the 10-bit addressing mode, the  $I^2C$  bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the  $I^2C$  status register (address 00D916) is set to "1." After the second-byte address data is stored into the  $I^2C$  data shift register (address 00D716), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the  $I^2C$  address register (address 00D816) to "1" by software. This processing can match the 7-bit slave address and  $R/\overline{W}$  data, which are received after a RESTART condition is detected, with the value of the  $I^2C$  address register (address 00D816). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 8.6.12, (3) and (4).

#### 8.6.10 Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D816) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I<sup>2</sup>C clock control register (address 00DB16).
- Set "1016" in the I<sup>2</sup>C status register (address 00D916) and hold the SCL at the HIGH.
- Set a communication enable status by setting "4816" in the I<sup>2</sup>C control register (address 00DA16).
- Set the address data of the destination of transmission in the highorder 7 bits of the I<sup>2</sup>C data shift register (address 00D716) and set "0" in the least significant bit.
- Set "F016" in the I<sup>2</sup>C status register (address 00D916) to generate
   a START condition. At this time, an SCL for 1 byte and an ACK
   clock automatically occurs.
- ② Set transmit data in the I<sup>2</sup>C data shift register (address 00D716). At this time, an SCL and an ACK clock automatically occurs.
- $\ensuremath{\$}$  When transmitting control data of more than 1 byte, repeat step  $\ensuremath{\Im}.$
- Set "D016" in the I<sup>2</sup>C status register (address 00D916). After this, if
   ACK is not returned or transmission ends, a STOP condition will
   be generated.

#### 8.6.11 Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D816) and "0" in the RBW bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the  $I^2C$  clock control register (address 00DB16).
- Set "1016" in the I<sup>2</sup>C status register (address 00D916) and hold the SCL at the HIGH.
- 4 Set a communication enable status by setting "4816" in the I<sup>2</sup>C control register (address 00DA16).
- When a START condition is received, an address comparison is made.
- •When all transmitted address are "0" (general call):
   AD0 of the I<sup>2</sup>C status register (address 00D916) is set to "1" and an interrupt request signal occurs.
- •When the transmitted addresses match the address set in ①:
  ASS of the I<sup>2</sup>C status register (address 00D916) is set to "1" and an interrupt request signal occurs.
- •In the cases other than the above:
  AD0 and AAS of the I<sup>2</sup>C status register (address 00D916) are set to "0" and no interrupt request signal occurs.
- © Set dummy data in the I<sup>2</sup>C data shift register (address 00D7<sub>16</sub>).
- ® When receiving control data of more than 1 byte, repeat step ⑦.
- When a STOP condition is detected, the communication ends.




Fig. 8.6.12 Address Data Communication Format

## 8.6.12 Precautions when using multi-master I<sup>2</sup>C-BUS interface

## (1) Read-modify-write instruction

The precautions when the raead-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I<sup>2</sup>C-BUS interface are described below.

•I2C data shift register (S0)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

•I<sup>2</sup>C address register (S0D)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because hardware changes the read/write bit (RBW) at the above timing.

•I<sup>2</sup>C status register (S1)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.

•I<sup>2</sup>C control register (S1D)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because hardware changes the bit counter (BC0–BC2) at the above timing.

•I2C clock control register (S2)

The read-modify-write instruction can be executed for this register.

## (2) START condition generating procedure using multi-master

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ⑤).

•

LDA — (Taking out of slave address value)

SEI (Interrupt disabled)

BBS 5,S1,BUSBUSY (BB flag confirming and branch process)

BUSFREE:

STA S0 (Writing of slave address value)

LDM #\$F0, S1 (Trigger of START condition generating)

CLI (Interrupt enabled)

•

.

BUSBUSY:

CLI (Interrupt enabled)

•

\_\_\_\_\_

- $@Use "STA," "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I^2C data shift register.$
- Suse "LDM" instruction for setting trigger of START condition generating.
- Write the slave address value of above ② and set trigger of START condition generating of above ③ continuously shown the above procedure example.
- ©Disable interrupts during the following three process steps:
  - · BB flag confirming
  - Writing of slave address value
  - Trigger of START condition generating
     When the condition of the BB flag is bus busy, enable interrupts immediately.



#### (3) RESTART condition generating procedure

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ⑥.)

Execute the following procedure when the PIN bit is "0."

LDM #\$00, S1 (Select slave receive mode)

LDA — (Taking out of slave address value)

SEI (Interrupt disabled)

STA S0 (Writing of slave address value)

LDM #\$F0, S1 (Trigger of RESTART condition generating)

CLI (Interrupt enabled)

②Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

- The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register. Use "STA," "STX" or "STY" of the zero page addressing instruction for writing.
- ®Write the slave address value of above ③ and set trigger of RE-START condition generating of above ④ continuously shown the above procedure example.
- ® Disable interrupts during the following two process steps:
  - Writing of slave address value
  - Trigger of RESTART condition generating

### (4) STOP condition generating procedure

①Procedure example (The necessary conditions of the generating procedure are described as the following ② to ④.)

SEI (Interrupt disabled)

LDM #\$C0, S1 (Select master transmit mode)

NOP (Set NOP)

LDM #\$D0, S1 (Trigger of STOP condition generating)

CLI (Interrupt enabled)

@Write "0" to the PIN bit when master transmit mode is select.

®Execute "NOP" instruction after setting of master transmit mode. Also, set trigger of STOP condition generating within 10 cycles after selecting of master trasmit mode.

@Disable interrupts during the following two process steps:

- Select of master transmit mode
- Trigger of STOP condition generating

## (5) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above.

#### (6) Process of after STOP condition generating

Do not write data in the I<sup>2</sup>C data shift register S0 and the I<sup>2</sup>C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

#### 8.7 PWM OUTPUT FUNCTION

This microcomputer is equipped with two 14-bit PWMs (DA1, DA2) and six 8-bit PWMs (PWM0–PWM5). DA1 and DA2 have a 14-bit resolution with the minimum resolution bit width of 0.25  $\mu$ s and a repeat period of 4096  $\mu$ s (for f(XIN) = 8 MHz). PWM0–PWM5 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4  $\mu$ s and repeat period of 1024  $\mu$ s (for f(XIN) = 8 MHz).

Figure 8.7.1 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to DA1, DA2 and PWM0–PWM5 using f(XIN) divided by 2 as a reference signal.

#### 8.7.1 Data Setting

When outputting DA1, first set the high-order 8 bits to the DA1-H register (address 00CE16), then the low-order 6 bits to the DA1-L register (address 00CF16). When outputting DA1, first set the high-order 8 bits to the DA2-H register (address 024E16), then the low-order 6 bits to the DA2-L register (address 024F16). When outputting PWM0–PWM5, set 8-bit output data to the PWMi register (i means 0 to 5; addresses 00D016 to 00D416, 00F616).

## 8.7.2 Transferring Data from Registers to PWM Circuit

Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is executed at writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

Also, data transfer from the DA1 register (addresses  $00CE_{16}$  and  $00CF_{16}$ ) to the 14-bit PWM circuit is executed at writing data to the DA1-L register (address  $00CF_{16}$ ). Reading from the DA1-H register (address  $00CE_{16}$ ) means reading this transferred data. Data transfer from the DA2 register (addresses  $024E_{16}$  and  $024F_{16}$ ) to the 14-bit PWM circuit is executed at writing data to the DA2-L register (address  $024F_{16}$ ). Reading from the DA2-H register (address  $024F_{16}$ ) means reading this transferred data. Accordingly, it is possible to confirm the data being output from the DAi (i = 1, 2) output pin by reading the DAi (i = 1, 2) register.

#### 8.7.3 Operating of 8-bit PWM

The following explains PWM operation.

First, set the bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM5 are also used as pins P00–P05, respectively. For PWM0–PWM5, set the corresponding bits of the ports P0 direction register to "1" (output mode). And select each output polarity by bit 3 of PWM output control register 2 (address 00D616). Then, set bits 2 to 7 of PWM output control register 1 to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 8.7.2 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (2<sup>8</sup>) segments. The 8 kinds of pulses, relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 8.7.2 (a). The 8-bit PWM outputs waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are

shown in Figure 8.7.2 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely HIGH output cannot be output, i.e. 256/256.

#### 8.7.4 Operating of 14-bit PWM

For DA1, as with 8-bit PWM, set the bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied. Next, select the output polarity by bit 2 of PWM output control register 2 (address 00D616). Then, the 14-bit PWM outputs from the DA1 output pin by setting bit 1 of PWM output control register 1 to "0" (at reset, this bit already set to "0" automatically) to select the DA1 output.

For DA2 as with DA1, set the bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that PWM count source is supplied. Next, select the output polarity by bit 4 of PWM output control register 2 (address 00D616). Then, the 14-bit PWM outputs from the DA2 output pin by setting bit 5 of PWM output control register 1 to "0" (at reset, this bit already set to "0" automatically) to select the DA2 output.

The output example of the 14-bit PWM is shown in Figure 8.7.3. The 14-bit PWM divides the data of the DAi latch (i = 1, 2) into the low-order 6 bits and the high-order 8 bits.

The fundamental waveform is determined with the high-order 8-bit data "DH." A HIGH area with a length t X DH (HIGH area of fundamental waveform) is output every short area of "t" =  $256\tau=64~\mu s$  ( $\tau$  is the minimum resolution bit width of 250 ns). The HIGH level area increase interval (tm) is determined with the low-order 6-bit data "DL." The HIGH are of smaller intervals "tm" shown in Table 5 is longer by t than that of other smaller intervals in PWM repeat period "T" = 64t. Thus, a rectangular waveform with the different HIGH width is output from the DAi pins (i = 1, 2). Accordingly, the PWM output changes by  $\tau$  unit pulse width by changing the contents of the DAi-H and DAi-L registers (i = 1, 2). A length of entirely HIGH cannot be output, i. e. 256/256.

#### 8.7.5 Output after Reset

At reset, the output of ports P00–P05 and P17 are in the high-impedance state, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.

Table 8.7.1 Relation Between the Low-order 6-bit Data and Highlevel Area Increase Interval

Low-order 6 bits of Data	Area Longer by $\tau$ than That of Other tm (m = 0 to 63)
00000	Nothing
000001	m = 32
000010	m = 16, 48
000100	m = 8, 24, 40, 56
001000	m = 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m = 1, 3, 5, 7, 57, 59, 61, 63






Fig. 8.7.1 PWM Block Diagram




Fig. 8.7.2 PWM Timing




Fig. 8.7.3 14-bit PWM Timing (f(XIN) = 8 MHz)




Fig. 8.7.4 PWM Output Control Register 1




Fig. 8.7.5 PWM Output Control Register 2

## 8.8 A-D CONVERTER 8.8.1 A-D Conversion Register (AD)

A-D conversion reigister is a read-only register that stores the result of an A-D conversion. This register should not be read during A-D conversion.

## 8.8.2 A-D Control Register (ADCON)

The A-D control register controls A-D conversion. Bits 2 to 0 of this register select analog input pins. When these pins are not used as anlog input pins, they are used as ordinary I/O pins. Bit 3 is the A-D conversion completion bit, A-D conversion is started by writing "0" to this bit. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed.

Bit 4 controls connection between the resistor ladder and Vcc. When not using the A-D converter, the resistor ladder can be cut off from the internal Vcc by setting this bit to "0," accordingly providing low-power dissipation.

## 8.8.3 Comparison Voltage Generator (Resistor Ladder)

The voltage generator divides the voltage between Vss and Vcc by 256, and outputs the divided voltages to the comparator as the reference voltage Vref.

#### 8.8.4 Channel Selector

The channel selector connects an analog input pin, selected by bits 2 to 0 of the A-D control register, to the comparator.

## 8.8.5 Comparator and Control Circuit

The conversion result of the analog input voltage and the reference voltage "Vref" is stored in the A-D conversion register. The A-D conversion completion bit and A-D conversion interrupt request bit are set to "1" at the completion of A-D conversion.




Fig. 8.8.1 A-D Converter Block Diagram




Fig. 8.8.2 A-D Control Register

#### 8.8.6 Conversion Method

- ① Set the A-D conversion interrupt request bit to "0" (even when A-D conversion is started, the A-D conversion interrupt reguest bit is not set to "0" automatically).
- When using A-D conversion interrupt, enable interrupts by setting A-D conversion interrupt enable bit to "1" and setting the interrupt disable flag to "0."
- Set the Vcc connection selection bit to "1" to connect Vcc to the resistor ladder.
- Select analog input pins by the analog input selection bit of the A-D control register.
- Set the A-D conversion completion bit to "0." This write operation starts the A-D conversion. Do not read the A-D conversion register during the A-D conversion.
- Werify the completion of the conversion by the state ("1") of the
   A-D conversion completion bit, the state ("1") of A-D conversion
   interrupt reguest bit, or the occurrence of an A-D conversion interrupt.
- ② Read the A-D conversion register to obtain the conversion results.

Note: When the ladder resistor is disconnect from Vcc, set the Vcc connection selection bit to "0" between steps ® and ⑦.

#### 8.8.7 Internal Operation

When the A-D conversion starts, the following operations are automatically performed.

- ① The A-D conversion register is set to "0016."
- ② The most significant bit of the A-D conversion register becomes "1," and the comparison voltage "Vref" is input to the comparator. At this point, Vref is compared with the analog input voltage "VIN."
- $\ensuremath{\texttt{3}}$  Bit 7 is determined by the comparison results as follows.

When Vref < VIN: bit 7 holds "1"

When Vref > VIN: bit 7 becomes "0"

With the above operations, the analog value is converted into a digital value. The A-D conversion terminates in a maximum of 50 machine cycles (8.5  $\mu$ s at f(XIN) = 8 MHz) after it starts, and the conversion result is stored in the A-D conversion register.

An A-D conversion interrupt request occurs at the same time as A-D conversion completion, the A-D conversion interrupt request bit becomes "1." The A-D conversion completion bit also becomes "1."

Table 8.8.1 Expression for Vref and VREF

144010 01011 =24010001011101 11014114 11121	
A-D conversion register contents "n" (decimal notation)	Vref (V)
0	0
1 to 255	$\frac{\text{VREF}}{256} \times (n - 0.5)$

Note: VREF indicates the reference voltage (= Vcc).




Fig. 8.8.3 Changes in A-D Conversion Register and Comparison Voltage during A-D Conversion

#### 8.8.8 Definition of A-D Conversion Accuracy

The definition of A-D conversion accuracy is described below (refer to Figure 8.8.4).

## (1) Relative Accuracy

#### •Zero transition error (VoT)

The deviation of the input voltage at which A-D conversion output data changes from "0" to "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$Vot = \frac{(Vo - 1/2 \times VREF/256)}{1LSB}$$
 [LSB]

#### • Full-scale transition error (VFST)

The deviation of the input voltage at which A-D conversion output data changes from "255" to "254," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

$$VFST = \frac{(VREF - 3/2 \times VREF/256) - V254}{1LSB}$$
 [LSB]

#### Non-linearity error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between Vo and V254.

Non-linearity error = 
$$\frac{V_n - (1LSB \times n + V_0)}{1LSB}$$
 [LSB]

#### · EDifferential non-linearity error

The deviation of the input voltage required to change output data by "1," from the corresponding ideal A-D conversion characteristics between 0 and VREF.

Differential non-linearity error = 
$$\frac{(V_{n+1} - V_n) - 1LSB}{1LSB}$$
[LSB]

#### (2) Absolute Accuracy

#### • EAbsolute accuracy error

The deviation of the actual A-D conversion characteristics, from the ideal A-D conversion characteristics between 0 and VREF.

Absolute accuracy error = 
$$\frac{V_{\text{N}} - 1 LSB_{\text{A}} \times (n + 1/2)}{1 LSB_{\text{A}}}$$
 [LSB]

Note: The analog input voltage "Vn" at which A-D conversion output data changes from "n" to "n + 1" (n; 0 to 254) is as follows (refer to Figure 8.8.4):

1LSB with respect to relative accuracy = 
$$\frac{V254 - V0}{254}$$
 [V]
$$VREF$$

1LSBA with respect to absolute accuracy = 
$$\frac{VREF}{256}$$
 [V]





Fig. 8.8.4 Definition of A-D Conversion Accuracy

#### 8.9 ROM CORRECTION FUNCTION

This can correct program data in ROM. Up to 3 addresses can be corrected, a program for correction is stored in the ROM correction vector in RAM as the top address. The ROM correction vectors are 3 vectors.

Vector 1 : address 02C016 Vector 2 : address 02E016 Vector 3 : address 030016

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the ROM correction vector as the top address, the main program branches to the correction program stored in the ROM memory for correction. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. The ROM correction function is controlled by the ROM correction enable register.



- **2:** Use the JMP instruction (total of 3 bytes) to return from the correction program to the main program.
- 3: Do not set the same ROM correction address to vectors 1 to 3.




Fig. 8.9.1 ROM Correction Address Registers




Fig. 8.9.2 ROM Correction Enable Register

#### 8.10 OSD FUNCTIONS

This OSD function can display the following 3 types:

- "Block display" (24 characters X 2 lines)
- "SPRITE display" (display only a character) or "Raster patterning display" (display a character on entire screen side by side)
- "Raster flat display" (coloring entire screen)

The above displays can be overlapped at the same time. The priority is:

SPRITE display > Block display > Raster flat display

or

Block display > Raster patterning display > Raster flat display Note that raster patterning display and SPRITE display cannot be used simultaneously.

Figure 8.10.2 shows the block diagram of OSD circuit, Figure 8.10.3 shows the configuration of OSD character display area, Figure 8.10.4 shows the OSD control register.




Fig. 8.10.1 Display Types of OSD Function




Fig. 8.10.2 Block Diagram of OSD Circuit




Fig. 8.10.3 Configuration of OSD Character Display Area




Fig. 8.10.4 OSD Control Register

## (1) Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Main clock from the pins XIN and XOUT
- Clock from the LC or RC oscillator supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the quartz-crystal oscillator from the pins OSC1 and OSC2

The clock for display to be used for OSD can be selected by bits 0 and 1 of the interrupt input polarity register (address 00CD16).

And besides, when selecting main clock, set the oscillation frequency to 8  $\,\mathrm{MHz}.$ 




Fig. 8.10.5 Interrupt Input Polarity Register

## (2) Scan mode

This microcomputer has the bi-scan mode for corresponding to HSYNC of double-speed frequency. In the bi-scan mode, the vertical start display position and the vertical dot size is two times as compared with the normal scan mode. The scan mode is selected by bit 5 of the OSD control register (refer to Figure 8.10.3).

Table 8.10.1 Setting for Scan Mode

Scan Mode Parameter	Normal Scan	Bi-Scan
Bit 5 of OSD Control Register	0	1
Vertical Display Start Position	Value of vertical position register X 1H	Value of vertical position register X 2H
Vertical Dot Size	1Tosc X 1H 2Tosc X 2H 3Tosc X 3H	1Tosc X 2H 2Tosc X 4H 3Tosc X 6H

Notes 1: Tosc = OSD oscillation cycle

2: H = HSYNC

#### (3) OSD input/output pin control

The OSD output pins R, G, B, OUT1 and OUT2 can also function as ports P52, P53, P54, P55, P10 respectively. Switch either OSD output function or port function by the OSD port control register (address 00CB16).

The input polarity of the HSYNC, VSYNC and output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the OSD I/O polarity register (address 00EB16). Set a bit to "0" to specify positive polarity;

set it to "1" to specify negative polarity.

Figure 8.10.6 shows the OSD I/O polarity register and Figure 8.10.7 shows the OSD port control register.




Fig. 8.10.6 OSD I/O Polarity Register




Fig. 8.10.7 OSD Port Control Register

## 8.10.1 Block Display

There are 2 display modes and they are selected by a block unit. The display modes are selected by bits 0 to 2 of block i control register (i = 1, 2).

The features of each mode are described below.

There are an extended display mode. This mode allows multiple lines (3 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Table 8.10.2 Features of Each Display Style of Block Display

Display style		Block display				
Display mode Parameter	OSD mode (On-screen display mode)	BUTTON mode (BUTTON display mode)				
Number of display characters	24 characters X 2 lines					
5	10.400 1.4	16 X 20 dots				
Dot structure	16 X 20 dots	Character display area: (16 dots + 4 dots ) X (20 dots + 4 dots)				
Kinds of characters	381 kinds					
Kinds of character sizes		3 kinds				
Dot size	1Tosc X 1H, 2Tosc X 2H, 3Tosc X 3H (per block unit) (See notes 1, 2)					
Attribute	Border (per block unit)	■ Border (per block unit) ■ BUTTON display (per character unit) ■ Block shadow display (per character unit)				
Character font coloring	1 screen: 8 kinds (per character unit)					
Character background coloring	1 screen: 8 kinds (per character unit)					
OSD output	R, G, B					
Raster coloring	Possible (per screen unit)					
Other functions	<ul><li>■ Corresponding to bi-scan</li><li>■ Window function (See note 3)</li></ul>					
Display position	Horizontal: 64 levels, Vertical: 255 levels					
Display expansion (multiline display)	Possible					

Notes 1: Tosc = OSD oscillation cycle

2: H = HSYNC
3: The SPRITE display is not effected by the window function.




Fig. 8.10.8 Block i Control Register (i = 1, 2)

#### (1) Display position

The display positions of characters are specified by a block. There are 2 blocks, blocks 1 and 2. Up to 24 characters can be displayed in each block (refer to "(3) Memory for OSD").

The display position of each block can be set in both horizontal and vertical directions by software.

The display start position in the horizontal direction can be set for all blocks in common in 64-step display positions in units of 4Tosc (Tosc = OSD oscillation cycle).

The display start position in the vertical direction for each block can be set in 255-step display positions in units of 1 H ( H = HSYNC cycle). Blocks are displayed in conformance with the following rules:

- When the display position of block 1 is overlapped with block 2 (Figure 8.10.9 (b)), block 1 is displayed on the front.
- When another block display position appears while one block is .
   displayed (Figure 8.10.9 (c)), the block with a larger set value as
   the vertical display start position is displayed.

For the display position of SPRITE display, it is necessary to set independently, and it is possible to set display positions independently. Refer to "8.10.2 SPRITE Display."




Fig. 8.10.9 Display Position

The vertical display start position is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the OSD I/O polarity register (address 00EB16).




Fig. 8.10.10 Supplement Explanation for Display Position

The vertical display start position for each block can be set in 255 steps (where each step is 1H (H: HSYNC cycle)) as values "0116" to "FF16" in block i V register (i = 1, 2) (addresses 00E116 to 00E216). When setting the block i V register to "0116," the display is started at 18H of count value of HSYNC signal. The vertical display start position here indicates the top position of character display area in OSD/BUTTON mode.

The block i V register is shown in Figures 8.10.11.




Fig. 8.10.11 Block i V Register (i = 1, 2)




Fig. 8.10.12 Notes on Vertical Display Start Position

The horizontal display start position is common to all blocks, and can be set in 64 steps (where 1 step is 4Tosc, Tosc being the OSD oscillation cycle) as values "0016" to "3F16" in the block H register (address 00E016). The block H register is shown in Figure 8.10.13.




Fig. 8.10.13 Block H Register

When setting the block H register to "0016," it needs 31TOSC (= Tdef1) from a rising edge (negative polarity) of HSYNC signal to horizontal display start position. The horizontal display start position here indicates the left position of the 1st character's BUTTON display area in BUTTON mode. When also changing character size, the horizontal display start position is the same. In OSD mode, display position is shifted for BUTTON display area (for 2 dots) from that of the same character size in BUTTON mode.




Fig. 8.10.14 Notes on Horizontal Display Start Position

## (2) Dot size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit: the clock gained by dividing the OSD clock source (OSC1, main clock from pin XIN) in the pre-divide circuit.

The dot size is specified by bits 3 and 4 of the block i control register.

Refer to Figure 8.10.8 (the block i control register).

The block diagram of dot size control circuit is shown in Figure 8.10.15.




Fig. 8.10.15 Block Diagram of Dot Size Control Circuit




Fig. 8.10.16 Definition of Dot Sizes



## (3) Memory for OSD

There are 2 types of memory for OSD: OSD ROM (addresses 1140016 to 13BFF16 and 1540016 to 17AFF16) used to specify character dot data and OSD RAM (addresses 080016 to 0877) used to specify the characters, colors, and attribute. The following describes each type of memory.

#### ① OSD ROM (addresses 1140016 to 13BFF16, 1540016 to 17AFF16)

The dot pattern data for OSD characters is stored in the character font area in the OSD ROM. To specify the kinds of the character font, it is necessary to write the character code (based on OSD ROM address) into the OSD RAM.

The modes are selected by bit 3 of the OSD control register 3 for each screen.

The character font data storing address is shown in Figure 8.10.17.


#### OSD ROM address of character font data

OSD ROM address bit	AD16	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Line number / Character code / Font bit	1	0	Character code (high- order 1)		Line n	umber				Cha	aracter	code	(low-or	der 8 b	oits)		Font bit

Line number = "0A16" to "1D16"

Character code = "00016" to "17F16" ("07F16", "08016" and "17F16" cannot be used.)

Font bit = 0: Left area 1: Right area



Character font

Fig. 8.10.17 Character Font Data Storing Address

Note: The 120-byte addresses corresponding to the character code "07F16," "08016" and "17F16" in OSD ROM are the test data storing area. Set "FF16" to the area. (We stores the test data to this area and the different data from "FF16" is stored for the actual products.)

#### <The test data storing area>

- 1100016 + (4 + 2n) X 10016 + FE16 to 1100016 + (5 + 2n) X 10016 + 0116
- 1500016 + (4 + 2n) X 10016 + FE16 and 1500016 + (4 + 2n) X 10016 + 0116 (n = 0 to 19)

#### Address area

addresses 114FE16 to 1150116
addresses 116FE16 to 1170116
:
addresses 138FE16 to 1390116
addresses 13AFE16 to 13B0116
addresses 154FE16 and 154FF16
addresses 156FE16 and 156FF16
:
addresses 178FE16 and 178FF16
addresses 178FE16 and 178FF16

#### ② OSD RAM (addresses 080016 to 087716)


The OSD RAM for character is allocated at addresses 080016 to 084716, 085016 to 085716, 086016 to 086716, 087016 to 087716, and is divided into a display character code specification part 087016 to 087716, and color/attribute specification part for each block. Tables 8.10.3 shows the contents of the OSD RAM.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 080016, write color/attribute code at 081016.

The structure of the OSD RAM is shown in Figure 8.10.18.

Table 8.10.3 Contents of OSD RAM

Block	Display Position (from left)	Character Code Specification	Color/Attribute Code Specification
	1st character	080016	081016
	2nd character	080116	081116
	3rd character	080216	081216
Block 1	:	:	:
	16th character	080F16	081F16
	17st character	084016	085016
	:	:	:
	24nd character	084716	085716
	1st character	082016	083016
	2nd character	082116	083116
	3rd character	082216	083216
Block 2	:	:	:
_	16th character	082F16	083F16
	17st character	086016	087016
	:	:	:
	24nd character	086716	087716



Mode	BUTTON Mode			OSD Mode
Bit	Bit name	Function	Bit name	Function
RF0 RF1 RF2	Character code	Character code in OSD ROM	Character code	Character code in OSD ROM
RF3				
RF4				
RF5				
RF6				
RF7				
RF8				
RA1	Color code	RA3 RA2 RA1	Color code	RA3 RA2 RA1
		0 0 0: Color register 1		0 0 0: Color register 1
		0 0 1: Color register 2		0 0 1: Color register 2
RA2		0 1 0: Color register 3		0 1 0: Color register 3
		0 1 1: Color register 4		0 1 1: Color register 4
		1 0 0: Color register 5		1 0 0: Color register 5
RA3		1 0 1: Color register 6		1 0 1: Color register 6
		1 1 0: Color register 7		1 1 0: Color register 7
		1 1 1: Color register 8		1 1 1: Color register 8
RA4	Attribute code	RA4 RA4	Not used	
		0 0: No BUTTON/block shadow display		
		0 1: ON BUTTON display		
RA5		1 0: OFF BUTTON display		
		0 1: Block shadow display		
RA6	OUT2 control	0: OUT2 blank output OFF	OUT2 control	0: OUT2 blank output OFF
		1: OUT2 blank output ON		1: OUT2 blank output ON
RA7	Fix to "0"		Fix to "0"	
			ļ	

Notes 1: Attribute code is valid in only BUTTON mode.
2: Do not use character codes "07F16," "08016," "17F16." And also, do not use character codes "18016" to "1FF16" (these codes are not included in OSD ROM area).

Fig. 8.10.18 Structure of OSD RAM

#### (4) Character color

Character colors are specified by RA1 to RA3 of OSD RAM.

Color data are set by color register i (CO1 to CO8: addresses 00E616 to 00E916, 00EC16 to 00EF16) in advance, and 8 kinds of color register i are specified by color codes.

#### (5) Character background color

Character background are specified by color register i as same as character color.

Note: The character background is displayed in the following part:

(character display area) – (character font) — (border) – (BUTTON display area)

Accordingly, the character background color and the color signal for these sections cannot be mixed.

## (6) OUT1, OUT2 signals

OUT1 signal is used to erase a back ground TV image. The output waveform of OUT1 signal is controlled by combining the following bits; the display mode selection bits (bits 0 to 2 of the block i control register), the border type selection bit (bit 1 of the OSD control register), and the OUT1 output control bit (bit 6 of color register i).

Figure 8.10.20 and 8.10.21 shows the output example of R, G, B, and OUT1.

OUT2 signal is used to change the luminance of a background TV image. The output waveform of OUT2 signal is blank output and is controlled per character unit by RA6 of OSD RAM.




Fig. 8.10.19 Color register i (i = 1 to 8)

B output (background output) OUT1 output			disha.			aracter display		
		FONT	= AREA	= FONT + BORDER	=AREA	OSD mode character display area (AREA)  BUTTON mode character display area		
		"L" (See note 1) No output	= AREA — FONT	"L" (See note 1) No output	= AREA— FONT — BORDER			
G output	09	O E FONT	e FONT	O E FONT	0 E FONT	FONT= font pattern output  AREA = character display area in OSD mode  BORDER = border pattern output around FONT  BUTTON = buttun display output around AREA selected.  display are shown.		
	b1 b	_	-	-	<del>-</del>	nt patte naracte = bord = buttu		
ster i	b2 b	0	0	0	0	NT= for		
or regi.	 p3	0	0	0	0	FOP ARE BOF BUT s select		
OSD color register i	4 4	0	0	0	0	B) blarity i		
ŏ	p2	0	-	0	~	G) DUT1) ( + G + titive pc		
	9q	0	~	0	~	EN (= 1)  E (= B)  K (= C)  TE (= R)  an posi		
Display mode		G	(Not bordered)	OSD	(Bordered)	■ GREEN (= G)  = BLUE (= B)  = BLACK (= OUT1)  = WHITE (= R + G + B)  Notes 1: when positive polarity is selected.  2: Examples of all bordered display are shown.		

Fig. 8.10.20 Output Example of R, G, B and OUT1 (Character Color: Green, Character Background Color: Blue) (In OSD Mode)




Fig. 8.10.21 Output Example of R, G, B and OUT1 (Character Color: Green, Character Background Color: Blue) (In BUTTON Mode)

#### (7) Attribute (block display)

The attributes (border, BUTTON display, block shadow display) are controlled to the character font. The display mode is specified per block unit by bits 0 to 2 of the block i control register. The attributes to be controlled are different depending on each mode.

OSD mode ..... Border

BUTTON mode ...... Border, BUTTON display, block shadow display

#### 1) Border

The border is output in the OSD and BUTTON modes. The all bordered (bordering around of character font) and the shadow bordered (bordering right and bottom sides of character font) are selected per screen unit by bit 1 of OSD control register (refer to Figure 8.10.4). The ON/OFF switch for borders can be controlled per block unit by bit 2 of the block i control register (refer to Figure 8.10.8).

The OUT1 signal is used for border output.

The horizontal size (x) of border is 1Tosc (Tosc: OSD oscillation cycle) regardless of the character font dot size. The vertical size (y) is 1H (2H in the bi-scan mode) regardless of character font.

- Notes 1: The border dot area is the shaded area as shown in Figure 8.10.23.

  In BUTTON mode, it is possible to display in vertical out of character area of 20 dots.
  - 2: When the border dot overlaps on the next character font, the character font has priority (refer to Figure 8.10.22 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 8.10.22 B).
  - 3: The border in vertical out of character area is not displayed in OSD mode (refer to Figure 8.10.22).




Fig. 8.10.22 Border Priority




Fig. 8.10.23 Border Display Example and Border Area

#### 2 BUTTON display

There are 2 kinds of displays; ON BUTTON display and OFF BUTTON display. The BUTTON display is controlled per character unit by RA4 and RA5 of OSD RAM.

The BUTTON display area is around the character display area in the BUTTON mode. The ON/OFF BUTTON is displayed by outputting white (R + G + B) or black (OUT) to this area.

The horizontal size (x) of BUTTON display area is for 2 dots regardless of the character font dot size. The vertical size (y) is for 2 dots regardless of the vertical dot size of character font.

#### 3 Block shadow display

The block shadow is displayed to the character display area in the BUTTON mode. The block shadow display is controlled per character unit by RA4 and RA5 of OSD RAM.

Flgure 8.10.24 shows each display example. The BUTTON/block shadow can be displayed to the character area where combined arbitrary (within 24 characters for a block). Set each character in this case, too. Set "0" to all attribute codes between ON BUTTON, OFF BUTTON and block shadow displays.




Fig. 8.10.24 ON/OFF BUTTON Display and Block Shadow Display




Fig. 8.10.25 Attribute Codes and Display Examples

## (8) Multiline display

This microcomputer can ordinarily display 2 lines on the CRT screen by displaying 2 blocks at different vertical positions. In addition, it can display 3 lines or more by using OSD interrupts.

An OSD interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the block i V registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block.

- Notes 1: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register i (addresses 00F916 and 00FA16), an OSD interrupt request does not occur (refer to Figure 8.10.26 (A)).
  - 2: When another block display appeares while one block is displayed, an OSD interrupt request occurs only once at the end of the another block display (refer to Figure 8.10.26 (B)).
  - 3: On the screen setting window, an OSD interrupt occurs even at the end of the block (off display) out of window (refer to Figure 12.11.36 (C)).




Fig. 8.10.26 Note on Occurence of OSD Interrupt

## (9) Window function

The window function can be set windows on-screen, and output OSD within only the area where the window is set.

The ON/OFF for vertical window function is performed by bit 4 of the OSD control register. The top boundary is set by the top border control register (TBR) and the bottom boundary is set by bottom border control register (BBR). The left boundary is set by the left border control register (LBR), and the right boundary is set by the right border control register (RBR).

The left and right boundarys can be adjusted minutely by bits 2 and 3 of the OSD control register (address 00EA<sub>16</sub>).

Note: The SPRITE display is not effected by the window function.




Fig. 8.10.27 Example of window function




Fig. 8.10.28 Top Border Control Register




Fig. 8.10.29 Bottom Border Control Register




Fig. 8.10.30 Left BorderControl Register




Fig. 8.10.31 Right Border Control Register

## 8.10.2 SPRITE Display

This is especially suitable for cursor and other displays as its function allows for display in any position, regardless of the validity of other OSDs or display positions. Each SPRITE font is ROM font consisting of 16 horizontal dots X 20 vertical dots, and there are 4 kinds. When SPRITE display overlaps with other OSDs, SPRITE display is always given priority.

To display SPRITE font, OSD ROM font data for 2 characters is used. These 2 fonts can be colored with any color and can be displayed by synthesizing as a character. The features and display example of SPRITE display are shown below.

Notes 1: The SPRITE display is not effected by the window function.

2: The SPRITE display cannot output character background color or OUT2.

Table 8 10 4 Features of SPRITE Display

Parameter	Features
Number of display characters	1 characters X 1 line (display by synthesizing 2 kinds of characters)
Dot structure	16 X 20 dots (See note 3)
Kinds of characters	4 kinds (Character code = "F816" to "FF16") (See note 4)
Kinds of character sizes	1 kind
Dot size	1Tosc X 1H (See notes 5, 7, 8)
Character font coloring	Synthesis SPRITE fonts 1 and 2 (per SPRITE font unit)
OSD output	R, G, B
Other functions	Corresponding to bi-scan
Display position	Horizontal: 253 levels (See note 2), Vertical: 255 levels (See note 1)

Notes 1: It is possible to set in any position regardless of vertical display positions of the block display. The vertical display start positions of the SPRITE display is the same as that of the block display.
2: It is possible to set in any position regardless of horizontal display position of block display.
3: It is the same display area as OSD mode (refer to "Figure 8.10.3").

- 4: As for character font data storing address refer to "8.10.1 Block Display (3) Memory for OSD." The characters of character codes "F816" to "FF16" can be also used for the block display.

  5: Refer to "8.10.1 Block Display (2) Dot size." The dot size in the bi-scan mode is 1Tosc X 2H.
- 6: Refer to "8.10.1 Block Display (4) Character color." Only color registers 1 to 4 can be specified.
- 7: H = HSYNC 8: Tosc = OSD oscillation cycle




Fig. 8.10.32 SPRITE Display Example




Fig. 8.10.33 SPRITE H Register




Fig. 8.10.34 Note on Horizontal Display Start Position of SPRITE Display




Fig. 8.10.35 SPRITE V Register




Fig. 8.10.35 SPRITE Control Register

#### 8.10.3 Raster Display

The raster display is displayed on the lower layer than the SPRITE and block layers. There are 2 kinds of displays; the flat display and the patterning display.

In the raster flat display, an entire screen (raster) can be colored by setting the following bits; bits 5 to 7 of the OSD I/O polarity register and bits 6 and 7 of the OSD control register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 8 raster colors can be obtained.

In the raster patterning display, SPRITE fonts are displayed repeatedly on an entire screen (raster). At this time, set "1" to bits 6 and 7 of the SPRITE control register.

Horizontal display start positions of the raster patterning display are set by the SPRITE H register. At this time, setting value is synchronized with VSYNC signal.

Characters for patterning are set by bits 4 and 5 of the SPRITE control register and coloring are set by bits 0 to 3. The raster color is output on the background of SPRITE font.

Note that the raster patterning display and the SPRITE display cannot be used at the same time.

When the character color/the character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/the character background color, takes priority of the raster color. This ensures that the character color/the character background color is not mixed with the raster color.

The raster flat display example is shown in Figure 8.10.36, the raster patterning display example is shown in Figure 8.10.37.




Fig. 8.10.36 Raster Flat Display Example




Fig. 8.10.37 Raster Patterning Display Example

#### 8.11 SOFTWARE RUNAWAY DETECT FUNCTION

This microcomputer has a function to decode undefined instructions to detect a software runaway.

When an undefined op-code is input to the CPU as an instruction code during operation, the following processing is done.

- ① The CPU generates an undefined instruction decoding signal.
- ② The device is internally reset because of occurrence of the undefined instruction decoding signal.
- ③ As a result of internal reset, the same reset processing as in the case of ordinary reset operation is done, and the program restarts from the reset vector.

Note, however, that the software runaway detecting function cannot be invalid.




Fig.8.11.1 Sequence at Detecting Software Runaway Detection

#### 8.12. RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V  $\pm$  10 %, hold the  $\overline{\text{RESET}}$  pin at LOW for 2  $\mu s$  or more, then return is to HIGH. Then, as shown in Figure 8.12.2, reset is released and the program starts form the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE16 as the low-order address. The internal state of microcomputer at reset are shown in Figures 8.2.3 to 8.2.6.

An example of the reset circuit is shown in Figure 8.12.1.

The reset input voltage must be kept 0.9 V or less until the power source voltage surpasses 4.5 V.




Fig.8.12.1 Example of Reset Circuit




Fig.8.12.2 Reset Sequence

#### 8.13 CLOCK GENERATING CIRCUIT

The built-in clock generating circuit is shown in Figure 8.13.3. When the STP instruction is executed, the internal clock  $\phi$  stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in the timer 4. Select f(XIN)/16 as the timer 3 count source (set bit 0 of the timer mode register 2 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction). The oscillator restarts when external interrupt is accepted. However, the internal clock  $\phi$  keeps its HIGH until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

When the WIT instruction is executed, the internal clock  $\phi$  stops in the HIGH but the oscillator continues running. This wait state is released when an interrupt is accepted (See note). Since the oscillator does not stop, the next instruction can be executed at once.

When returning from the stop or the wait state, to accept an interrupt, set the corresponding interrupt enable bit to "1" before executing the STP or the WIT instructions.

Note: In the wait mode, the following interrupts are invalid.

- VSYNC interrupt
- OSD interrupt
- Timer 2 interrupt using external clock input from TIM2 pin as count source
- Timer 3 interrupt using external clock input from TIM3 pin as count source
- Timer 4 interrupt using f(XIN)/2 as count source
- Timer 1 interrupt using f(XIN)/4096 as count source
- f(XIN)/4096 interrupt
- Multi-master I<sup>2</sup>C-BUS interface interrupt
- A-D conversion interrupt
- SPRITE interrupt

A circuit example using a ceramic resonator (or a quartz-crystal oscillator) is shown in Figure 8.13.1. Use the circuit constants in accordance with the resonator manufacture's recommended values. A circuit example with external clock input is shown in Figure 8.13.2. Input the clock to the XIN pin, and open the XOUT pin.




Fig.8.13.1 Ceramic Resonator Circuit Example




Fig.8.13.2 External Clock Input Circuit Example




Fig.8.13.3 Clock Generating Circuit Block Diagram

#### 8.14 DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, a ceramic resonator, or a quartz-crystal oscillator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 0 and 1 of the interrupt input polarity register (address 00CD16).




Fig.8.14.1 Display Oscillation Circuit

#### 8.15 AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the  $\overline{\text{RESET}}$  pin.




Fig.8.15.1 Auto-clear Circuit Example

#### 8.16 ADDRESSING MODE

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

## **8.17 MACHINE INSTRUCTIONS**

There are 71 machine instructions. Refer to SERIES 740 <Soft-ware> User's Manual for details.

#### 9. PROGRAMMING NOTES

- The divide ratio of the timer is 1/(n+1).
- Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- An NOP instruction is needed immediately after the execution of a PLP instruction.
- In order to avoid noise and latch-up, connect a bypass capacitor
  (≈ 0.1µF) directly between the Vcc pin–Vss pin, AVcc pin–Vss
  pin, and the Vcc pin–CNVss pin, using a thick wire.

# **10. ABSOLUTE MAXIMUM RATINGS**

Symbol		Parametear	Conditions	Ratings	Unit
Vcc, AVcc	Power source volta	age Vcc	All voltages are	-0.3 to 6	V
VI	Input voltage	CNVss	based on Vss.	-0.3 to 6	V
Vı	Input voltage	P00-P07, P10-P17, P20-P27, P30-P35, OSC1, XIN, P50, P51, RESET	Output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P06, P07, P10–P17, P20–P27, P30–P32, P35, P52–P55, X0UT, OSC2		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00–P05		-0.3 to 13	V
Іон	Circuit current	P52–P55, P10–P17, P20–P27, P30, P31, P35		0 to 1 (See note 1)	mA
IOL1	Circuit current	P52–P55, P06, P07, P10, P15–P17, P20–P23, P30–P32, P35		0 to 2 (See note 2)	mA
IOL2	Circuit current	P11–P14		0 to 6 (See note 2)	mA
IOL3	Circuit current	P00-P05		0 to 1 (See note 2)	mA
IOL4	Circuit current	P24, P27		0 to 10 (See note 3)	mA
Pd	Power dissipation		Ta = 25 °C	550	mW
Topr	Operating tempera	ature		–10 to 70	°C
Tstg	Storage temperatu	ıre		-40 to 125	°C

# 11. RECOMMENDED OPERATING CONDITIONS ( $Ta = -10 \, ^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$ , Vcc = 5 V $\pm$ 10 %, unless otherwise noted)

Symbol	Parameter			Limits		Unit
Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Power source voltage (See note 4), During CF	PU, OSD, data slicer operation	4.5	5.0	5.5	V
Vss	Power source voltage		0	0	0	V
VIH1	Sin, ScL	r, P10–P17, P20–P27, P30–P35, K, P50, P51, RESET, XIN, OSC1, M3, INT1–INT3	0.8Vcc		Vcc	V
VIH2	HIGH input voltage SCL1, S	CL2, SDA1, SDA2	0.7Vcc		Vcc	V
VIL1	LOW input voltage P00–P07	r, P10–P17, P20–P27, P30–P35	0		0.4 Vcc	V
VIL2	LOW input voltage SCL1, S	CL2, SDA1, SDA2	0		0.3 Vcc	V
VIL3		, RESET, TIM2, TIM3, INT1-INT3, C1, SIN, SCLK	0		0.2 Vcc	V
Іон	HIGH average output current (See note 1)	P52–P55, P10–P17, P20–P27, P30, P31, P35			1	mA
lOL1	LOW average output current (See note 2)	P52–P55, P06, P07, P10, P15–P17, P30–P32, P35			2	mA
IOL2	LOW average output current (See note 2)	P11–P14			6	mA
IOL3	LOW average output current (See note 2)	P00-P05			1	mA
IOL4	LOW average output current (See note 3)	P24-P27			10	mA
f(XIN)	Oscillation frequency (for CPU operation) (See	e note 5) XIN	7.9	8.0	8.1	MHz
fosc	Oscillation frequency (for OSD) OSC1	RC oscillating mode	5.0	8.0	9.0	
		LC oscillating mode	5.0	8.0	17.0	MHz
		Ceramic oscillating mode	7.9	8.0	8.1	
fhs1	Input frequency TIM2,	TIM3			100	kHz
fhs2	Input frequency SCLK				1	MHz
fhs3	Input frequency SCL1,	SCL2			400	MHz

12. ELECTRIC CHARACTERISTICS (Vcc = 5 V ± 10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Cumbal	Do	arameter		Too	nt 000	ditions		Limits		Unit	Test
Symbol	Pa	arameter		les	St CON	allions	Min.	Тур.	Max.	Unit	circuit
Icc	Power source current		System operation	Vcc = 5.5 V,	C	SD OFF		20	40	mA	
				f(XIN) = 8 MHz	<u>'</u> C	OSD ON		30	60		1
			Stop mode	Vcc = 5.5 V, f	(XIN)	= 0			300	mA	
Vон	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		, P10–P17, ,P30, P31, P35	VCC = 4.5 V IOH = -0.5 mA	4		2.4			V	
VOL	P		P00–P07, P10, P20–P23, P30–P32,	VCC = 4.5 V IOL = 0.5 mA					0.4	V	2
	LOW output voltage P2	24–P27		VCC = 4.5 V IOL = 10.0 mA	١				3.0		
	LOW output voltage P	11–P14		Vcc = 4.5 V	lol	= 3 mA			0.4		
					lol	= 6 mA			0.6		
VT+ - VT-		NT1-INT3	50, P51, TIM2, TIM3, 3, SCL1, SCL2, A2, SIN, SCLK	Vcc = 5.0 V				0.5	1.3	V	3
lızh	HIGH input leak current RI		00–P07, P10–P17, P30–P35, P50, P51	VCC = 5.5 V VI = 5.5 V					5	μА	4
lızı			00–P07, P10–P17, P30–P35, P50, P51	VCC = 5.5 V VI = 0 V					5	μА	
lozh	HIGH input leak current Po	00-P05		Vcc = 5.5 V VI = 12 V					10	μА	5
RBS	I <sup>2</sup> C-BUS-BUS switch co (between SCL1 and SC			VCC = 4.5 V					130	Ω	6

Notes 1: The total current that flows out of the IC must be 20 mA or less.

- 2: The total input current to IC (IOL1 + IOL2 + IOL3) must be 30 mA or less.
- 3: The total average input current for ports P24–P27 to IC must be 20 mA or less.
- 4: Connect 0.1  $\mu$ F or more capacitor externally between the power source pins Vcc–Vss so as to reduce power source noise. Also connect 0.1  $\mu$ F or more capacitor externally between the pins Vcc–CNVss.
- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.
- 6: P06, P07, P15, P23, P24 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11–P14 have the hysteresis when these pins are used as multi-master I<sup>2</sup>C-BUS interface ports. P20–P22 have the hysteresis when these pins are used as serial I/O pins.
- 7: Pin names in each parameter is described as below.
  - (1) Dedicated pins: dedicated pin names.
  - (2) Duble-/triple-function ports
    - When the same limits: I/O port name.
    - When the limits of functins except ports are different from I/O port limits: function pin name.




Fig.12.1 Measure Circuits

## 13. A-D CONVERTER CHARACTERISTICS

(Vcc = 5 V  $\pm$  10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = -10 °C to 70 °C, unless otherwise noted)

Cumbal	Doromotor	Toot conditions		Limits		Lloit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	bits
_	Absolute accuracy (excludig guantization error)	Vcc = 5 V			±2.5	LSB
TCONV	Conversion time		12.25		12.5	μs
RLADDER	Ladder resistor			25		kΩ
VIA	Analog input voltage		0		VREF	V

# 14. MULTI-MASTER I<sup>2</sup>C-BUS BUS LINE CHARACTERISTICS

Cumbal	Parameter	Standard of	lock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	. Min. Ma 1.3 0.6 1.3 0.20+0.1Cb 30 0.6 20+0.1Cb 30 100	Max.	Onit
tBUF	Bus free time	4.7		1.3		μs
tHD; STA	Hold time for START condition	4.0		0.6		μs
tLOW	LOW period of SCL clock	4.7		1.3		μs
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
tHD; DAT	Data hold time	0		0	0.9	μs
tHIGH	HIGH period of SCL clock	4.0		0.6		μs
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tsu; dat	Data set-up time	250		100		ns
tsu; sta	Set-up time for repeated START condition	4.7		0.6		μs
tsu; sto	Set-up time for STOP condition	4.0		0.6		μs

Note: Cb = total capacitance of 1 bus line




Fig.14.1 Definition Diagram of Timing on Multi-master I<sup>2</sup>C-BUS

#### 15. PROM PROGRAMMING METHOD

The built-in PROM of the One Time PROM version (blank) and the built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37225ECSP	PCA7408

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process nor any following processes. To ensure proper operation after programming, the procedure shown in Figure 15.1 is recommended to verify programming.





Fig. 15.1 Programming and Testing of One Time PROM Version

# 16. DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:


- Mask ROM Order Confirmation Form
- Mark Specification Form
- Data to be written to ROM, in EPROM form (32-pin DIP Type 27C101, three identical copies) or FDK

# 17. ONE TIME PROM VERSION M37225ECSP MARKING





#### 18. APPENDIX

# **Pin Configuration (TOP VIEW)**



# **Memory Map**






# Memory Map of Special Function Register (SFR)

	FR area (addresses C0 <sub>16</sub> to	DF1	6)													
	•	<bit a<="" th=""><th>alloc</th><th>ation</th><th>n &gt;</th><th></th><th></th><th></th><th></th><th>&lt; Sta</th><th>ite ir</th><th>nme</th><th>diately</th><th>after</th><th>rese</th><th>t:</th></bit>	alloc	ation	n >					< Sta	ite ir	nme	diately	after	rese	t:
	]	—]:·	<b>)</b>							0:	"0"	imme	ediately	/ afte	r res	e
	L	Name :	} Fu	ınctio	n bit	İ							-			
	Ľ	Name .								1 :	"1"	imme	ediately	/ afte	r res	е
		:	No fu	unctio	on bit					?	: Inc	leterr	minate	imme	diat	el
	1	<u> </u>	Fiv 1	o thi	ie hi	t to "	<b>O</b> "					er res			diat	٠.
	l			not v												
		1:	· Fix t	n thi	is bit	t to "	1"									
				not v												
Address	Register			Bi	t allo	ocati	on			St	tate	imme	ediately	/ afte	r res	e
	1109.010	b7							b0	b7						_
C016	Port P0 (P0)	-											?			_
C1 <sub>16</sub>	Port P4 (D4)												0016			_
	Port P1 (P1)												? 0016			
	Port P1 direction register (D1)												?			_
C4 <sub>16</sub> C5 <sub>16</sub>	Port P2 (P2) Port P2 direction register (D2)												0016			_
	Port P3 (P3)			P35	P34IN	D33INI	P32	P31	P30				?			_
C716	Port P3 direction register (D3)	P31S	P30S	_	r 54IIV	FJJIN		P31D	-	0	0	0	? ?	0	0	
C716 C816	Tott i d'uncelloit régister (50)		. 555	j. 002			. 025	1. 0.2	. 002		0	0	?	0	U	
	Port P35 output mode control register (P3S)	0	0	P35S						0	0	0	0 ?	?	?	Γ
	Port P5 (P5)			P55	P54	P53		P51	P50	0	0	?	? ?	?	?	H
-	OSD port control register (PF)	0	OUT2		P54	P53 SEL	P52	0	1N 0	۲		1 ' 1	0016	ļ · ]	•	_
	Test register		SEL	SEL	SEL	1	SEL 1			0	0	0	0 1	1	?	Γ
	Interrupt input polarity register (IP)	0	0	POL3	POL2	-	0	OCG1	OCG0	۲			0016			-
	DA1-H register (DA1-H)					ļ							?			_
	DA1-L register (DA1-L)									0	0	?	? ?	?	?	
D016	PWM0 register (PWM0)				J								?			_
D1 <sub>16</sub>	PWM1 register (PWM1)												?			_
D216	PWM2 register (PWM2)												?			_
D316	PWM3 register (PWM3)												?			_
D416	PWM4 register (PWM4)												?			
D516	PWM output control register 1 (PW)	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0				0016			
D616	PWM output control register 2 (PN)	0	0	PN5	PN4	PN3	PN2	0	0				0016			
<b>D7</b> 16	I <sup>2</sup> C data shift register (S0)	D7	D6	D5	D4	D3	D2	D1	D0				?			
D816	I <sup>2</sup> C address register (S0D)	SAD6	SAD5	SAD4	SAD3	SAD2							0016			
	I <sup>2</sup> C status register (S1)	MST	TRX	ВВ	PIN	AL	AAS	AD0	LRB	0	0	0	1 0	0	0	
DA <sub>16</sub>	I <sup>2</sup> C control register (S1D)	BSEL1	BSELC	10BIT SAD	ALS	ESO	BC2	BC1	BC0				0016			
DB16	I <sup>2</sup> C clock control register (S2)	ACK	ACK BIT	FAST MODE	CCR4	CCR3	CCR2	CCR1	CCR0				0016			
DC16	Serial I/O mode register (SM)			SM5	0	SM3	SM2	SM1	SM0				0016			
	Serial I/O register (SIO)												?			
	AD conversion register (AD)												?			
DF16	AD control register (ADCON)	0		0	ADVREF	ADSTR	ADIN2	ADIN1	ADIN0				0816			_

Sitallocation >   State immediately after reset >	<b>=</b> 0	ED area (addresses E)	Oro t	·	:E46	<b>.</b>												
Section   Sect	<b>■</b> 31	•				•					. Stat	to in	ama	diata	dv o	ftor		4.
Second Control Program   Second Control Program   Second Control Control Program   Second Control Control Control Control Program   Second Control C		<	< DIL 8 	anoc	alioi	1 >				٠					•			
Section   Sect		Ĺ	i	} Fu	nctio	n bit	:				0 :	"O" i	ımm	edia	tely	afte	res	et
Address   Register		N	Name :	}							1:	"1" i	mm	edia	tely	afteı	res	et
Address   Register   Bit allocation   State immediately after reset			: [	No fu	ınctic	n bit					_ 	Ind	otorr	mina	to in	mma	diate	alv
Address   Register   State immediately after reset   State immediately after after   State   State immediately after reset   State   State immediately after reset   State   State   State immediately after reset   State				<b>⊏:</b>	a 4h:	a h:4		O"		Ĺ	<u> </u>				ile ii	IIIIIE	uiait	ыу
Address   Register   Bit allocation   57   b0   b7   b		L																
State immediately after reset   57			1:1	· Fix t	o thi	s bit	to "	1"										
Book H v register (BHP)   E116   Block H v register (BIVP)   BHP0   BH	A ddroco	Dogiotor	,	(				•			St	ate i	mm	ediat	telv	aftei	· res	<u>e</u> t
E116 Block 1V register (B1VP) E216 Block 2V register (B2VP) E316 SPRITE control register (SC) E416 SPRITE H register (SHP) E516 SPRITE V register (SHP) E516 Color register 1 (CO1) E716 Color register 2 (CO2) E816 OSD control register (OC) E816 OSD i/O polarity control register (OC) E816 Color register 5 (CO5) E916 Color register 6 (CO6) E816 Color register 6 (CO6) E816 Color register 8 (CO8) E916 Color register 8 (CO8) E917 Color 8 (CO8) E917 Color 8 (CO8) E918 Color 8 (CO8) E918 Color 8 (CO8)	Address	, Register	b7			t and	Joan	011		b0		ato i		caia	Ciy	antoi	100	b0
E216 Block 2V register (B2VP) E316 SPRITE control register (SC) E416 SPRITE H register (SHP) E516 SPRITE V register (SVP) E616 Color register 1 (CO1) E716 Color register 2 (CO2) E816 Color register 3 (CO3) E916 Color register 4 (CO4) EA16 OSD Control register (OC) EB16 OSD l/O polarity control register (OC) EB16 Color register 5 (CO5) EC16 Color register 6 (CO6) ED16 Color register 6 (CO6) ED16 Color register 6 (CO6) ET16 Color register 7 (CO7) EF16 Color register 8 (CO8) ET16 Color register 8 (CO8) ET16 Color register 7 (CO7) EF16 Timer 1 (T1) F116 Timer 2 (T2) F216 Timer 4 (T4) F416 Timer mode register 1 (TM1) F516 Timer mode register 1 (TM1) F516 Timer mode register 1 (TM1) F516 Timer mode register (B1C) F416 Block 2 control register (B2C) F816 CPU mode register 2 (IREQ1) FC16 Interrupt request register 1 (IRCO1) FC16 Interrupt request register 2 (IRCO2) FE16 Interrupt request register 2 (IRCO1) FT16 Interrupt control register 2 (IRCO1) FT16 Interrupt request register 1 (IRCO1) FT16 Interrupt request register 2 (IRCO1) FT16 Interrupt request register 1 (IRCO1) FT178 Interrupt request register 2 (IRCO1) FT188 Interrupt request register 3 (IRCO1) FT188 Interrupt request regi	E016	Block H register (BHP)			BHP5	BHP4	BHP3	BHP2	BHP1	BHP0								
E316 SPRITE control register (SC) E416 SPRITE H register (SHP) E516 SPRITE V register (SVP) E616 Color register 1 (CO1) E716 Color register 2 (CO2) E816 Color register 3 (CO3) E916 Color register 4 (CO4) EA16 OSD control register (OC) EB16 OSD I/O polarity control register (OC) ED16 Color register 5 (CO5) ED16 Color register 5 (CO5) ED16 Color register 6 (CO6) EE16 Color register 8 (CO8) E716 Color register 6 (CO6) E716 Color register 7 (CO7) E716 Color register 7 (CO7) E716 Color register 8 (CO8) E716 Timer 1 (T1) E716 Timer 4 (T4) E716 Timer and register 1 (TM1) E716 Timer mode register 1 (TM1) E716 Timer mode register (PWM5) E716 Test register E716 Block 2 control register (B1C) E716 Test register E716 Color register (B1C) E716 Test register (B1C) E716 Interrupt request register 1 (IREQ1) E716 Interrupt request register 1 (IREQ1) E716 Interrupt request register 2 (IREQ2) E716 Interrupt request register 2 (IREQ2) E716 Interrupt request register 1 (ICON1) E7176 Interrupt request register 1 (ICON1) E71		Block 1V register (B1VP)	B1VP7	B1VP6	B1VP5	B1VP4	B1VP3	B1VP2	B1VP1	B1VP0				?	?			
SHPITE H register (SHP)		= : : : : : : : : : : : : : : : : : : :	$\vdash$			-	<del> </del>	-	-	$\vdash$								
E516 SPRITE V register (SVP)  E616 Color register 1 (CO1)  E716 Color register 2 (CO2)  E816 Color register 3 (CO3)  E916 Color register 4 (CO4)  EA16 OSD Control register (OC)  E516 Color register 5 (CO5)  E516 Color register 6 (CO6)  E516 Color register 6 (CO6)  E516 Color register 7 (CO7)  E516 Color register 7 (CO7)  E516 Color register 8 (CO8)  E516 Color register 8 (CO8)  E516 Color register 7 (CO7)  E516 Color register 8 (CO8)  E516 Color register 8 (CO8)  E516 Color register 8 (CO8)  E516 Color register 9 (CO6)  E516 Color register 9 (CO7)  E516 Color register 9 (CO7)  E516 Color register 9 (CO8)  E516 Color r		= : :	$\vdash$			_	-	_		$\perp$								
Color register 1 (CO1)		- · · · · · · · · · · · · · · · · · · ·								<b></b>								
E716   Color register 2 (CO2)   CO26   CO28   CO22   CO22   CO22   CO24   CO25   CO25   CO24   CO25   CO2		= : :	$\vdash$				-			$\vdash$		_			_	2		
E816 Color register 3 (CO3) E916 Color register 4 (CO4) EA16 OSD control register (OC) EB16 OSD I/O polarity control register (OC) EC16 Color register 5 (CO5) ED16 Color register 7 (CO7) EE16 Color register 7 (CO7) EF16 Color register 8 (CO8) FO16 Timer 1 (T1) F116 Timer 3 (T3) F316 Timer 4 (T4) F416 Timer mode register 1 (TM1) F516 Timer ander register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F916 Block 1 control register (BEC) FA16 Block 2 control register (BEC) FA16 Interrupt request register 1 (IREQ1) FC16 Interrupt request register 2 (IREQ2) FE16 Interrupt request register 1 (ICON1) FS16 Interrupt request register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1) FS16 Interrupt request register 1 (IREQ1) FS16 Interrupt control register 1 (ICON1) FS17 Interrupt control register 1 (ICON1) FS18 Interrupt control register 2 (IREQ2) FS18 Interrupt control register 1 (ICON1) FS18 Interrupt control register 2 (IREQ2) FS18 Interrupt control register 1 (ICON1) FS18 Interrupt control register 2 (IREQ2) FS18 Interrupt control register 1 (ICON1) FS19 Interrupt control register 2 (IREQ2) FS18 Interrupt control register 1 (ICON1) FS19 Interr										-	_		<u> </u>		-	<u> </u>	_	_
E916 Color register 4 (CO4) EA16 OSD control register (OC) EB16 OSD l/O polarity control register (OPC) EC16 Color register 5 (CO5) ED16 Color register 6 (CO6) EE16 Color register 7 (CO7) EF16 Color register 8 (CO8) FO16 Timer 1 (T1) F116 Timer 2 (T2) F216 Timer 4 (T4) F416 Timer mode register 1 (TM1) F516 Timer mode register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F916 Block 1 control register (B2C) F816 CPU mode register 1 (IREQ1) FC16 Interrupt request register 2 (IREQ2) FC16 Interrupt request register 2 (IREQ2) FC16 Interrupt request register 2 (IREQ2) FC16 Interrupt control register 1 (ICON1) FC26 OC5 OC4 OC3 OC2 OC1 OC0 OC7 OC6 OC5 OC7 OC7 OC7 OC7 OC7 OC7 OC6 OC5 OC7 OC6 OC5 OC7 OC6 OC5 OC7		- · · · ·								$\vdash$			<u> </u>	_	-	<u> </u>	_	-
EA16 OSD control register (OC) EB16 OSD l/O polarity control register (OPC) EC16 Color register 5 (CO5) ED16 Color register 6 (CO6) EE16 Color register 7 (CO7) EF16 Color register 8 (CO8) EF16 Color register 8 (CO8) EF16 Color register 8 (CO8) EF16 Color register 7 (CO7) EF16 Color register 8 (CO8) EF16 Timer 1 (T1) EF16 Timer 4 (T4) EF16 Timer ade register 1 (TM1) EF16 Timer mode register 2 (TM2) EF16 Test register EF16 Color register (B1C) EF16 Color register (B1C) EF16 Test register EF16 Test register EF16 Test register EF16 Test register EF16 Color register (B1C) EF16 Color register (B1C) EF16 Test register EF16 Test register EF17 Test register EF18 Test register EF19 Block 1 control register (B2C) EF18 CPU mode register 1 (IREQ1) EF19 Interrupt request register 2 (IREQ2) EF19 Interrupt request register 1 (IREQ1) EF19 Interrupt request register 2 (IREQ2) EF19 Interrupt request register 1 (IREQ1) EF19 Interrupt control register 2 (IREQ2) EF19 Interrupt control register 2 (IREQ2) EF19 In		- · · · ·									_	<u> </u>	<u> </u>		_	<u> </u>		_
BB16   OSD    O polarity control register (OPC)							_			$\vdash$		•	<u> </u>		•		•	
CO56 CO55 CO54 CO53 CO55 CO56 CO56 CO56 CO56 CO56 CO56 CO56			$\vdash$			_	-	_	-	$\vdash$					_			
EE16 Color register 7 (CO7)  EF16 Color register 8 (CO8)  F016 Timer 1 (T1)  F116 Timer 2 (T2)  F216 Timer 3 (T3)  F316 Timer 4 (T4)  F416 Timer mode register 1 (TM1)  F516 Timer mode register 2 (TM2)  F616 PWM5 register (PWM5)  F716 Test register  F816 Test register  F916 Block 1 control register (B1C)  FA16 Block 2 control register (B2C)  FB16 CPU mode register (CM)  FC16 Interrupt request register 2 (IREQ1)  F16 Interrupt request register 2 (IREQ1)  F176 Interrupt request register 2 (IREQ2)  F176 Interrupt request register 1 (IREQ1)  F176 Interrupt control register 1 (IREQ1)  F177 Interrupt request register 1 (IREQ1)  F178 Interrupt request register 2 (IREQ2)  F178 Interrupt control register 1 (IREQ1)  F178 Interrupt request register 1 (IREQ1)  F179 Interrupt control register 1 (ICON1)  F179 Interrupt request register 1 (ICON1)				CO56	CO55	CO54	CO53	CO52	CO5	CO50	0	?	?	?	?	?	?	?
EF16 Color register 8 (CO8)  F016 Timer 1 (T1)  F116 Timer 2 (T2)  F216 Timer 3 (T3)  F316 Timer 4 (T4)  F416 Timer mode register 1 (TM1)  F516 Timer mode register 2 (TM2)  F616 PWM5 register (PWM5)  F716 Test register  F816 Test register  F916 Block 1 control register (B1C)  FA16 Block 2 control register (B2C)  FB16 CPU mode register 1 (IREQ1)  F016 Interrupt request register 2 (IREQ2)  F16 Interrupt control register 2 (IREQ2)  F17 Interrupt request register 2 (IREQ2)  F18 Interrupt control register 1 (ICON1)  F19 Interrupt control register 1 (ICON1)  F19 Interrupt request register 1 (ICON1)  F19 Interrupt register 2 (IREQ2)  F19 Interrupt request register 1 (ICON1)  F19 Interrupt request register 1 (ICON1)	ED <sub>16</sub>	- · · · ·		CO66	CO65	CO64	CO63	CO62	CO6	CO60	0	?	?	?	?	?	?	-
F016 Timer 1 (T1) F116 Timer 2 (T2) F216 Timer 3 (T3) F316 Timer 4 (T4) F416 Timer mode register 1 (TM1) F516 Timer mode register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F916 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1) FC16 Interrupt control register 1 (ICON1) FC16 Interrupt control register 1 (ICON1) FF16 Timer mode register 1 (ICON1) FF17 Timer mode register 1 (TM1) FF18 Timer mode register 1 (TM1) FF19 Timer mode register 1 (TM1) FF19 Timer mode register 1 (TM1) FF10 Timer mode register 1 (TM1) FF16 Timer mode register (PWM5) FF16 Timer mode register 2 (TM2) FF16 Timer mode register 1 (TM1) FF16 Timer mode register (PWM5) FF16 Timer mode register 2 (TM2) FF16 Timer mode register 1 (TM1)	EE16	Color register 7 (CO7)		CO76	CO75	CO74	CO73	CO72	CO7	CO70	0	?	?	?	?	?	?	?
Timer 2 (T2)	EF16	Color register 8 (CO8)		CO86	CO85	CO84	CO83	CO82	CO8	CO80	0	?	?	?	?	?	?	?
F216 Timer 3 (T3) F316 Timer 4 (T4) F416 Timer mode register 1 (TM1) F516 Timer mode register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F816 Test register F816 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 2 (IREQ2) FD16 Interrupt control register 1 (ICON1) FE16 Interrupt control register 1 (ICON1) FS16 Timer M (TM1) FF16 Timer M (TM1) FM14 TM13 TM12 TM11 TM10 O016  7  FM15 TM24 TM23 TM22 TM21 TM20 O016  7  FM25 TM24 TM23 TM22 TM21 TM20 O016  7  FM26 TM27 TM28 TM28 TM28 TM28 TM18 O016  FF16 O016  FF16 Interrupt control register 1 (ICON1)	F0 <sub>16</sub>	Timer 1 (T1)												FF	16			
F316 Timer 4 (T4)  F416 Timer mode register 1 (TM1)  F516 Timer mode register 2 (TM2)  F616 PWM5 register (PWM5)  F716 Test register  F816 Test register  F916 Block 1 control register (B1C)  FA16 Block 2 control register (B2C)  FB16 CPU mode register (CM)  FC16 Interrupt request register 1 (IREQ1)  FD16 Interrupt control register 1 (IREQ2)  FE16 Interrupt control register 1 (ICON1)  F316 Timer 4 (T4)  TM15 TM14 TM13 TM12 TM11 TM10  0016  7  0016  7  0016  7  0000 0 7 7 7 7 7 7  00016  1738 IICR VSCR OSDR TM4R TM3R TM2R TM1R  0016  1738 IICR VSCR OSDR TM4R TM3R TM2R TM1R  0016  1738 IICR VSCR OSDR TM4E TM3E TM2E TM1E  0016	F1 <sub>16</sub>	Timer 2 (T2)													-			
F416 Timer mode register 1 (TM1) F516 Timer mode register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F816 Test register F916 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 1 (ICON1) FE16 Interrupt control register 1 (ICON1) FX 100 0016  TM15 TM14 TM13 TM12 TM11 TM10  0016  ?  0016 ?  0016 ? 0000 ? 0000 ? ? 0000 ? ? ? 0000 ?	F2 <sub>16</sub>	Timer 3 (T3)																
F516 Timer mode register 2 (TM2) F616 PWM5 register (PWM5) F716 Test register F816 Test register F916 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 1 (ICON1) FS16 Timer mode register 2 (TM2) FM26 TM24 TM23 TM22 TM21 TM20  0016  ?  0016 ? 0000 ? ? ? ? ? ? ? ? ? 0000 0 0 ? ? ? ?	F316							r										
F616   PWM5 register (PWM5)		= : : :																
F716 Test register F816 Test register F916 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1) F716 Test register  0016  ?  0 0 0 0 ? ? ? ? ? ? ?  0 0 0 0 ? ? ? ?		=			TM25	TM24	TM23	TM22	TM21	TM20	-							
F816   Test register   Test register   F916   Block 1 control register (B1C)   B1C4   B1C3   B1C2   B1C1   B1C0   D   O   O   O   O   O   O   O   O   O		PWM5 register (PWM5)																
F916 Block 1 control register (B1C) FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 1 (ICON1) FE16 Interrupt control register 1 (ICON1) FS16 Block 2 control register 2 (IREQ2) FS17 Block 2 control register (B1C) B1C4 B1C3 B1C2 B1C1 B1C0 D 0 0 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?		•																
FA16 Block 2 control register (B2C) FB16 CPU mode register (CM) FC16 Interrupt request register 1 (IREQ1) FD16 Interrupt control register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1) FC16 Interrupt request register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1) FO17 Block 7 control register (B1C) B2C4 B2C3 B2C2 B2C1 B2C0 O O O ? ? ? ? ? ?  O D O O O O O O O O O O O O O O O O O		Second Color register (SCHP)   Septile	2	2														
FB16   CPU mode register (CM)   O   O   I   I   CM2   O   O   O   O   O   O   O   O   O		• , ,								-	$\vdash$		<u> </u>					
FC <sub>16</sub> Interrupt request register 1 (IREQ1) IT3R IICR VSCROSDRTM4RTM3RTM2RTM1R 0016  FD <sub>16</sub> Interrupt request register 2 (IREQ2) 0 ADR MSR SPR S1R IT2R IT1R 0016  FE <sub>16</sub> Interrupt control register 1 (ICON1) IT3E IICE VSCEOSDETM4ETM3ETM2ETM1E 0016				_	1								U			· ·	١ :	<u>'</u>
FD16 Interrupt request register 2 (IREQ2) FE16 Interrupt control register 1 (ICON1)  FE16 Interrupt request register 2 (IREQ2)  FE16 Interrupt request register 2 (IREQ2)  FE16 Interrupt request register 2 (IREQ2)  FE17 INTERRUPT INTERRUP		g ( ,					-		_	_								
FE <sub>16</sub> Interrupt control register 1 (ICON1) IT3E IICE VSCEOSDETM4ETM3ETM2ETM1E 0016		· · · · · · · · · · · · · · · · · · ·			23.1		<u> </u>			-								$\overline{}$
			_		VSCE					-								
FF <sub>16</sub> Interrupt control register 2 (ICON2) ADE 0 MSE SPE S1E IT2E IT1E 0016	FF16	Interrupt control register 2 (ICON2)		ADE	0		_	_		-								


	age register area (add	163363	<b>2 1 U</b> 16	10 2	11 10, 24	U16 (U 24F16)
	<	Bit alloc	ation >			< State immediately after reset >
		:	nction bi	t		0 : "0" immediately after reset
	N	ame : J				1 : "1" immediately after reset
	[	: No fu	ınction bit	t		? : Indeterminate immediately
		0 : Fix t (do i	o this bi		)	after reset
		1 : Fix t (do i	o this bi			
Address	Register		Bit all	ocation		State immediately after reset
	-	b7			b	0 b7 b0
<b>210</b> 16						?
<b>211</b> <sub>16</sub>						?
21216						?
21316						?
21416						?
21516						?
<b>216</b> <sub>16</sub>						?
21716	ROM correction address 1 (high-order)					0016
	ROM correction address 1 (low-order)					0016
	ROM correction address 2 (high-order)					0016
	ROM correction address 2 (low-order)					0016
	ROM correction enable register (RCR)	0 0	0 0	0 RC	R2RCR1RCR	0016
	ROM correction address 3 (high-order)					0016
	ROM correction address 3 (low-order)					0016
21E <sub>16</sub>	rtem concesion address s (ion stast)					?
21F <sub>16</sub>						?
	Left border control register (LBR)	LBR6	LBR5 LBR4	1LBR3LB	R2 LBR1 LBR	·
	Right border control register (RBR)			-	BR2 RBR1 RBR	
24216	ragin border control regioter (RBR)	1.2.1.		1		?
24316						?
24416						?
24416	Top border control register (TBR)	TBR7 TBR6	TBR5 TBR4	4TBR3TB	R2 TBR1 TBR	- I
24616	Bottom border control register (BBR)	BBR7BBR6	BBR5 BBR	4BBB3BB	R2BBR1BBR	0 ?
240 <sub>16</sub> 247 <sub>16</sub>	Test register	) BBITT BBITT		7001000 016	ntz bbit   bbit	0016
24716	rest register		U	016		?
						?
249 <sub>16</sub> 24A <sub>16</sub>						?
24A16 24B16						?
24C <sub>16</sub>						?
24D <sub>16</sub>	DAG H register (DAGU)					
24E <sub>16</sub>				1 1	1 1	?
<b>24F</b> <sub>16</sub>	DA2-L register (DA2L)					0 0 ? ? ? ? ? ? ?

# Internal State of Processor Status Register and Program Counter at Reset




#### Structure of Register


The figure of each register structure describes its functions, contents at reset, and attributes as follows:



# Addresses 00C116, 00C316, 00C516




# Address 00C7<sub>16</sub>



# Address 00C9<sub>16</sub>

#### Port P35 Output Mode Control Register b7 b6 b5 b4 b3 b2 b1 b0 0 0 Port P35 output mode control register (P3S) [Address 00C916] 0 R¦W В Name Functions After reset 0 to 3 Nothing is assigned. These bits are write disable bits. Indeterminat R When these bits are read out, the values are indeterminate. Fix this bit to "0" 0 R W Port P35 output mode 0 : CMOS output R;W selection bit (P35S) 1: N-channel open-drain output 0 RW 6, 7 Fix these bits to "0"

# Address 00CB<sub>16</sub>



# Address 00CD<sub>16</sub>

b7 b6 b5 b4 b3 b2 b	1 b0							
0 0 0		Interrupt input polarit	y reg	stei	(IP) [Address 00CD <sub>16</sub> ]			
	П	Name	T		Function	After reset	R	w
		1 OSD clock	b1	b0	Function	0	R	_
	11-	selection bits (OCG0, OCG1)	0	0	The clock for OSD is supplied by connecting RC or LC across the pins OSC1 and OSC2. However, it is not corresponding to the bi-scan mode.			
			0	1	Since the main clock is used as the clock for OSD, the oscillation frequency is limited. Because of this, the character size in width (horizonal) direction is also limited. In this case, pins OSC1 and OSC2 are also used as input ports P33 and P34 respectively.			
			1	0	The clock for OSD is supplied by connecting LC across the pins OSC1 and OSC2. In the bi-scan mode, be sure to set this.			
			1	1	The clock for OSD is supplied by connecting the following across the pins OSC1 and OSC2.  However, it is not corresponding to the bi-scan mode.  • a ceramic resonator only for OSD and a feedback resistor  • a quartz-crystal oscillator only for OSD and a feedback resistor			
	2	Fix this bit to "0."				0	R :\	W
		INT1 polarity switch bit (POL1)			sitive polarity gative polarity	0	R N	W
		INT2 polarity switch bit (POL2)			sitive polarity gative polarity	0	R \	W
		INT3 polarity switch bit (POL3)			sitive polarity gative polarity	0	R N	W
	6	7 Fix these bits to "	0."			0	R ¦	w


## Address 00D5<sub>16</sub>

WWW Outp	ut Control Re	giot	<u>01 1</u>				
b7b6 b5	b4b3b2b1b0						
		P۱	WM output control registe	er 1 (PW) [Address 00D56]			
		_	N.	F (:	1,6	_	
		В	Name	Functions	After reset	_	W
		0	DA1, DA2, PWM count source selection bit (PW0)	0 : Count source supply 1 : Count source stop	0	R	W
		1	DA1 output/P35 selection bit (PW1)	0 : DA1 output 1 : P35 output	0	R	W
		2	P0o/PWM0 output selection bit (PW2)	0: P0o output 1: PWM0 output	0	R	W
		3	P01/PWM1 output selection bit (PW3)	0: P01 output 1: PWM1 output	0	R	W
		4	P02/PWM2 output selection bit (PW4)	0: P02 output 1: PWM2 output	0	R	W
		5	P03/PWM3 output selection bit (PW5)	0: P03 output 1: PWM3 output	0	R	W
		6	P04/PWM4 output selection bit (PW6)	0: P04 output 1: PWM4 output	0	R	W
		7	P05/PWM5 output selection bit (PW7)	0: P05 output 1: PWM5 output	0	R	W


## Address 00D6<sub>16</sub>

b7b6 b5b4b3 b2b1b		WM output control regis	ster 2 (PN) [Address 00D66	:1		
	В	Name	Functions	After reset	D !	\ <u>\</u> \
	. —	Fix these bits to "0."	1 unctions	0	R	$\dashv$
	_ 2	DA1 output polarity selection bit (PN3)	0 : Positive polarity 1 : Negative polarity	0	R	w
	3	PWM output polarity selection bit (PN4)	0 : Positive polarity 1 : Negative polarity	0	R	w
	- 4	DA2 output polarity selection bit (PN5)	0 : Output LOW 1 : Output HIGH	0	R	w
	- 5	P17/DA2 output selection bit (PN5)	0 : P17 1 : DA2	0	R	w
	6, 7	Fix these bits to "0."	•	0	R۱	W

## Address 00D7<sub>16</sub>




### Address 00D8<sub>16</sub>



## Address 00D9<sub>16</sub>

b7 b6 b5 b4 b3 b2 b1 b	0				
	] <sub> </sub>  20	C status register (S1) [A	ddress 00D916]		
	В	Name	Functions	After reset	R W
	0	Last receive bit (LRB) (See note)	0 : Last bit = "0 " 1 : Last bit = "1 " (See note)	Indeterminate	R —
	1	General call detecting flag (AD0) (See note)	0 : No general call detected 1 : General call detected (See note)	0	R —
	2	Slave address comparison flag (AAS) (See note)	0 : Address mismatch 1 : Address match (See note)	0	R —
	3	Arbitration lost detecting flag (AL) (See note)	0 : Not detected 1 : Detected (See note)	0	R —
!	4	I <sup>2</sup> C-BUS interface interrupt request bit (PIN)	0 : Interrupt request issued 1 : No interrupt request issued	1	RW
	5	Bus busy flag (BB)	0 : Bus free 1 : Bus busy	0	RW
·	6, 7	Communication mode specification bits (TRX, MST)	b7 b6 0 0 : Slave recieve mode 0 1 : Slave transmit mode 1 0 : Master recieve mode 1 1 : Master transmit mode	0	R W

### Address 00DA<sub>16</sub>



# Address 00DB<sub>16</sub>

#### I<sup>2</sup>C Clock Control Register

b7 b6 b5 b4 b3 b2 b1 b0

								I <sup>2</sup> C clock control register (S2) [Address 00DB <sub>16</sub> ]
$\overline{}$	$\overline{}$	$\neg$	$\neg$	$\neg$	$\overline{}$	$\overline{}$	$\overline{}$	
1	1	- 1	- 1	- 1	- 1	- 1	- 1	
1	- 1	- 1	- 1	- 1	- 1	- 1	1 1	

		В	Name		Functio	ns	After reset	R	W
		0 to 4	SCL frequency control bits (CCR0 to CCR4)	Setup value of CCR4-CCR0	Standard clock mode	High speed clock mode	0	R	W
		•		00 to 02	Setup disabled	Setup disabled			
				03	Setup disabled	333			
				04	Setup disabled	250			:
1 1	1			05	100	400 (See note)			
1 1	1 1 1			06	83.3	166		ľ	:
1 1	-			:	500/CCR value	1000/CCR value			:
1 1	1			1D	17.2	34.5		;	:
1 1				1E	16.6	33.3			:
1 1	: !			1F	16.1	32.3			:
1 1	1				(at φ = 4 MH	łz, unit : kHz)			
		5	SCL mode specification bit (FAST MODE)		I clock mode ed clock mod	e	0	R	W
		6	ACK bit (ACK BIT)	0: ACK is re 1: ACK is n			0	R	W
		7	ACK clock bit (ACK)	0: No ACK 1: ACK clos			0	R	W

Note: At 400 kHz in the high-speed clock mode, the duty is as below .


"0" period : "1" period = 3 : 2 In the other cases, the duty is as below. "0" period : "1" period = 1 : 1



### Address 00DC<sub>16</sub>

b7b6b5	b4b3b2b1	о0				
	0	s	Serial I/O mode register (	SM) [Address 00DC16]		
		В	Name	Functions	After reset	RW
		0, 1	Internal synchronous clock selection bits (SM0, SM1)	b1 b0 0 0: f(Xin)/4 0 1: f(Xin)/16 1 0: f(Xin)/32 1 1: f(Xin)/64	0	R W
		2	Synchronous clock selection bit (SM2)	0: External clock 1: Internal clock	0	R W
		3	Serial I/O port selection bit (SM3)	0: P20, P21 1: SCLK, SOUT	0	R W
		4	Fix this bit to "0."		0	RW
		5	Transfer direction selection bit (SM5)	0: LSB first 1: MSB first	0	R W
		6	Serial input pin selection bit (SM6)	0: Input signal from SIN pin. 1: Input signal from So∪⊤ pin.	0	R W
		7	Nothing is assigned. The When this bit is read o	his bit is a write disable bit.	0	R —


#### Address 00DF<sub>16</sub>




### Address 00E0<sub>16</sub>

o7 b6	6 b5	b4 l	b3 b	2b1	b0					
	Ļ	Щ		Ţ		Horizontal position reg	ister (HP) [Address 00E016]			
					Г	Name	Functions	After reset	R	W
	1	!			t	Control bits of horizontal display start positions (BHP0 to BHP5) (See note 1)	Horizontal display start positions = Tdef1 + 4Tosc X n (n: setting value, Tdef1: 31Tosc, Tosc: OSD oscillation cycle)	0	R۱	N
					6		d. These bits are write disable bits. are read out, the values are "0."	0	R	$\exists$

### Addresses 00E116 and 00E216




### Address 00E3<sub>16</sub>



### Address 00E4<sub>16</sub>

SPRITE H Register						
b7 b6 b5 b4 b3 b2 b1 b0	ı					
	SI	PRITE H register (	SHP) [Address 00E416]			
	В	Name	Functions	After reset	R	W
	0 to 7	Horizontal display start position control bits of SPRITE OSD (SHP0 to SHP7)	Horizontal display start position = Tdef2 + 2Tosc × n (n: setting value, Tdef2: 2Tosc, Tosc: OSD oscillation cycle)	0	R	W
	Note	2: When selection synchronized	xcept "0016" to "0216" to SHP. ing raster patterning display, s d with Vsync signal; when selenot synchronized.			

### Address 00E5<sub>16</sub>



### Addresses 00E616 to 00E916 and 00EC16 to 00EF16

b7 b6 b5 b4 b3 b2 b1 b	,					
07 00 05 04 03 02 01 0	_					
	C	olor register i (CO1 to CO8) (i=	to 8) [Addresses 00E6	16 to 00E916, 00	EC <sub>16</sub> to (	00EF16]
	В	Name	Functions	After reset	R W	
	0	R signal output selection bit (COi0)	0: No output 1: Output	Indeterminate	RW	
	1	G signal output selection bit (COi1)	0: No output 1: Output	Indeterminate	R W	
	2	B signal output selection bit (COi2)	0: No output 1: Output	Indeterminate	R W	
	3	R signal output (background) selection bit (COi3)	0: No output 1: Output	Indeterminate	RW	
	4	G signal output (background) selection bit (COi4)	0: No output 1: Output	Indeterminate	RW	
	5	B signal output (background) selection bit (COi5)	0: No output 1: Output	Indeterminate	RW	
	6	OUT1 output control bit (COi6)	0: Character output 1: Blank output	Indeterminate	R¦W	
	7	Nothing is assined. This bit is When this bit is read out, the	a write disable bit. value is "0."	0	R —	

#### Address 00EA<sub>16</sub>

#### OSD Control Register b7 b6 b5 b4 b3 b2 b1 b0 OSD control register (OC) [Address 00EA<sub>16</sub>] **Functions** R:W В After reset Name OSD control bit R¦W 0: All-blocks display OFF 0 (OC0) (See note 1) 1 : All-blocks display ON Border type selection 0 : All bordered 0 RİW 1: Shadow bordered (See note 2) bit (OC1) Window horizontal 0 R¦W b3 b2 (See notes 3 and 4) position minute 0: Standard 0 adjustment bit 0 1: Standard + 1Tosc (OC2, OC3) 0: Standard + 2Tosc 1: Standard + 3Tosc 0: Window OFF R:W Window control bit 0 (OC4) 1: Window ON 0 R:W Scan mode selection 0: Normal scan mode bit (OC5) 1: Bi-scan mode (See note 5) 6 Raster color OUT1 R!W 0: No output 0 control bit (OC6) 1: Output Raster color OUT2 RİW 0 : No output 0 control bit (OC7) 1: Output

Notes 1: Even this bit is switched during display, the display screen remains unchanged until a rising (falling) of the next VSYNC.

- 2: Shadow border is output at right and bottom side of the font.
- 3 : Tosc = OSD oscillation cycle
- 4 : These bits are vallid for both left border and right border (for detail, refer to "(8) Window Function.")
- 5 : When setting to bi-scan mode, connect LC between pins OSC1 and OSC2.


## Address 00EB<sub>16</sub>

b7 b6 b5 b4 b3 b2 b1 b0	1	SD I/O polarity register (OPC)	[Address 00EB16]			
	В	Name	Functions	After re	R	W
	0	Hsync input polarity switch bit (OPC0)	0 : Positive polarity input 1 : Negative polarity input	0		W
	1	VSYNC input polarity switch bit (OPC1)	0 : Positive polarity input 1 : Negative polarity input	0	R	W
	2	R/G/B output polarity switch bit (OPC2)	0 : Positive polarity output 1 : Negative polarity output	0	R	W
	3	OUT1 output polarity switch bit (OPC3)	O : Positive polarity output     1 : Negative polarity output	0	R	W
	4	OUT2 output polarity switch bit (OPC4)	Positive polarity output     Negative polarity output	0	R	W
	5	Raster color R control bit (OPC5)	0 : No output 1 : Output	0	R	W
	6	Raster color G control bit (OPC6)	0 : No output 1 : Output	0	R	W
	7	Raster color B control bit (OPC7)	0 : No output 1 : Output	0		W


#### Address 00F4<sub>16</sub>

b7b6b5b4	4b3 b2b1b0						
		Tii	mer mode register 1 (TM	11) [Address 00F416]			
		В	Name	Functions	After reset	R	W
		0	Timer 1 count source selection bit 1 (TM10)	0: f(XIN)/16 1: f(XIN)/4096	0	R	W
		1	Timer 2 count source selection bit 1 (TM11)	0: Interrupt clock source 1: External clock from TIM2 pin	0	R	W
		2	Timer 1 count stop bit (TM12)	0: Count start 1: Count stop	0	R	W
		3	Timer 2 count stop bit (TM13)	0: Count start 1: Count stop	0	R	W
		4	Timer 2 internal count source selection bit 2 (TM14)	0: f(XIN)/16 1: Timer 1 overflow	0	R	W
		5	<at execution="" instruction="" of="" stp=""> Timers 3 and 4 auto set disable bit (TM15)</at>	0: Auto set enabled 1: Auto set disabled	0	R	W
		6, 7		ese bits are write disable bits. ad out, the values are "0."	0	R	-


#### Address 00F5<sub>16</sub>



#### Addresses 00F916 and 00FA16




### Address 00FB<sub>16</sub>



#### Address 00FC<sub>16</sub>

	ot Request Regi	0.01	<u>-</u>				
b7b6	b5b4b3b2b1b0						
		In	terrupt request register 1	(IREQ1) [Address 00FC16]			
		В	Name	Functions	After reset	R	W
1 1		0	Timer 1 interrupt request bit (TM1R)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
		1	Timer 2 interrupt request bit (TM2R)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
1 1		2	Timer 3 interrupt request bit (TM3R)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
		3	Timer 4 interrupt request bit (TM4R)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
		4	OSD interrupt request bit (OSDR)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
		5	VSYNC interrupt request bit (VSCR)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
1 1		6	Multi-master I <sup>2</sup> C-BUS interface interrupt request bit (IICR)	0 : No interrupt request issued 1 : Interrupt request issued		R	*
i ! 		7	INT3 external interrupt request bit (IT3R)	0 : No interrupt request issued 1 : Interrupt request issued		R	*


### Address 00FD<sub>16</sub>




#### Addresses 00FE<sub>16</sub>

			er 1	-					
b7b6 b5b	04b3b2b2	l b0							
			In	Interrupt control register 1 (ICON1) [Address 00FE <sub>16</sub> ]					
			В	Name	Functions	After reset	R V	٧	
			0	Timer 1 interrupt enable bit (TM1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W	٧	
			1	Timer 2 interrupt enable bit (TM2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W	٧	
	ļ		2	Timer 3 interrupt enable bit (TM3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V	
			3	Timer 4 interrupt enable bit (TM4E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W	٧	
	İ		4	OSD interrupt enable bit (OSDE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	V	
			5	VSYNC interrupt enable bit (VSCE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W	V	
			6	Multi-master I <sup>2</sup> C-BUS interface interrupt enable bit (IICE)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W	V	
			7	INT3 external interrupt enable bit (IT3E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW	٧	


#### Address 00FF<sub>16</sub>




### Address 021B<sub>16</sub>



#### **Address 0240**<sub>16</sub>




#### **Address 0241**<sub>16</sub>




### **Address 0245**<sub>16</sub>

b7 b6 b5 b4	Control b3 b2 b1 b6		1001				
	ЩЩ	] T	op border control i	register (TBR) [Address 024516]			
		В	Name	Functions	After reset	R	W
		0 to 7	Control bits of top border (TBR0 to TBR7)	Top border position = Hdef + H X n (n: setting value, Hdef: 17H, H: HSYNC)	Indeterminate	R	V

### Address 0246<sub>16</sub>



#### 19. PACKAGE OUTLINE



## **REVISION HISTORY**

## M37225M6/M8/MA/MC-XXXSP, M37225ECSP

Rev.	Date		Description
		Page	Summary
1.00	Nov 01, 2000		First edition issued

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammaple material of (iii) prevention against any maintention or misnap.

  Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001