### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### M37221M4H/M6H/M8H/MAH-XXXSP/FP M37221EASP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER with ON-SCREEN DISPLAY CONTROLLER

REJ03B0134-0100Z Rev.1.00 Oct 01, 2002

#### 1. DESCRIPTION

The M37221M4H/M6H/M8H/MAH-XXXSP/FP are single-chip microcomputers designed with CMOS silicon gate technology. They have a OSD,  $I^2C$ -BUS interface, and PWM, making them perfect for TV channel selection system.

The M37221EASP/FP have a built-in PROM that can be written electrically.

#### 2. FEATURES

<ul> <li>Number of basic instruction</li> </ul>	ons 71
<ul><li>Memory size</li></ul>	
ROM 16K by	rtes (M37221M4H-XXXSP/FP)
24K by	rtes (M37221M6H-XXXSP/FP)
32K by	rtes (M37221M8H-XXXSP/FP)
40K by	rtes (M37221MAH-XXXSP/FP, M37221EASP/FP)
RAM 384 by	tes (M37221M4H-XXXSP/FP)
448 by	tes (M37221M6H-XXXSP/FP)
576 by	tes (M37221M8H-XXXSP/FP)
704 by	tes (M37221MAH-XXXSP/FP, M37221EASP/FP)
(ROM	correction memory included)
•The minimum instruction	execution time
	0.5 µs (at 8 MHz oscillation frequency)
●Power source voltage	5 V ± 10 %
<ul> <li>Subroutine nesting</li> </ul>	
maximum 96 levels (M37	7221M4H/M6H-XXXSP/FP)
maximum 128 levels (M37	7221M8H/MAH-XXXSP/FP, M37221EASP/FP)
●Interrupts	14 types, 14 vectors
●8-bit timers	4
<ul><li>Programmable I/O ports</li></ul>	
(Ports P0, P1, P2, P30-P	32 ) 27
●Input ports (Ports P33, P3	34) 2
Output ports (Ports P52-	<sup>2</sup> 55) 4
●LED drive ports	4
●Serial I/O	8-bit X 1 channel
●Multi-master I <sup>2</sup> C-BUS into	erface 1 (2 systems)
●A-D comparator (6-bit res	olution)6 channels
●D-A converter (6-bit resol	ution) 2
Note: Only M37221EAS	P/FP has D-A converter.
●PWM output circuit	14-bit X 1, 8-bit X 6
●Power dissipation	High-speed mode : 165 mW
(at Vcc=5.5V, 8	MHz oscillation frequency, and OSD on)
●ROM correction function	2 vectors

#### ●OSD function

Display characters	24 characters 5 2 lines
(3 lines or me	ore can be displayed by software)
Kinds of characters	256 kinds
Character display area	12 X 16 dots
Kinds of character sizes	3 kinds
Kinds of character colors	8 colors (R, G, B)
Coloring unit charac	cter, character background, raster
Display position	
Horizontal: 64 levels Ve	ertical: 128 levels
Attribute	border

#### 3. APPLICATION

TV

#### **TABLE OF CONTENTS**

1. DESCRIPTION	
2. FEATURES	
3. APPLICATION	
4. PIN CONFIGURATION	3
5. FUNCTIONAL BLOCK DIAGRAM	
6. PERFORMANCE OVERVIEW	6
7. PIN DESCRIPTION	8
8. FUNCTIONAL DESCRIPTION	12
8.1 CENTRAL PROCESSING UNIT (CPU)	12
8.2 MEMORY	13
8.3 INTERRUPTS	19
8.4 TIMERS	24
8.5 SERIAL I/O	27
8.6 MULTI-MASTER I <sup>2</sup> C-BUS INTERFACE	31
8.7 PWM OUTPUT FUNCTION	44
8.8 A-D COMPARATOR	49
8.9 D-A CONVERTER	
8.10 ROM CORRECTION FUNCTION	53
8.11 OSD FUNCTIONS	54
8.11.1 Display Position	58
8.11.2 Character Size	
8.11.3 Clock for OSD	
8.11.4 Memory for OSD	
8.11.5 Color Register	
8.11.6 Border	
8.11.7 Multiline Display	
8.11.8 OSD Output Pin Control	72
8.11.9 Raster Coloring Function	73
8.12 SOFTWARE RUNAWAY DETECT FUNCTION	
8.13 RESET CIRCUIT	
8.14 CLOCK GENERATING CIRCUIT	
8.15 DISPLAY OSCILLATION CIRCUIT	
8.16 AUTO-CLEAR CIRCUIT	
8.17 ADDRESSING MODE	
8.18 MACHINE INSTRUCTIONS	
9. PROGRAMMING NOTES	
10. ABSOLUTE MAXIMUM RATINGS	
11. RECOMMENDED OPERATING CONDITIONS	
12. ELECTRIC CHARACTERISTICS	
13. A-D COMPARISON CHARACTERISTICS	
14. D-A CONVERSION CHARACTERISTICS	
15. MULTI-MASTER I <sup>2</sup> C-BUS BUS LINE CHARACTERISTICS	
16. PROM PROGRAMMING METHOD	
17. DATA REQUIRED FOR MASK ORDERS	
18. ONE TIME PROM VERSION M37221EASP/FP MARKING	
19. APPENDIX	
20 PACKAGE OUTLINE	110

#### 4. PIN CONFIGURATION




Fig. 4.1 Pin Configuration (1) (Top View)




Fig. 4.2 Pin Configuration (2) (Top View)




Fig. 4.3 Pin Configuration (3) (Top View)




Fig. 4.4 Pin Configuration (4) (Top View)

#### 5. FUNCTIONAL BLOCK DIAGRAM




Fig. 5.1 Functional Block Diagram of M37221

#### **6. PERFORMANCE OVERVIEW**

**Table 6.1 Performance Overview** 

Parameter				Functions		
Number of basic instructions				71		
Number of basic instructions				$0.5~\mu s$ (the minimum instruction execution time, at 8 MHz oscillation frequency)		
Instruction execution	time			8 MHz (maximum)		
Memory size	ROM	M37221M4F	I-XXXSP/FP	16K bytes		
		M37221M6F	I-XXXSP/FP	24K bytes		
		M37221M8H-XXXSP/FP		32K bytes		
		M37221MAH M37221EAS	H-XXXSP/FP, SP/FP	40K bytes		
	RAM	M37221M4F	I-XXXSP/FP	384 bytes (ROM correction memory included)		
		M37221M6F	I-XXXSP/FP	448 bytes (ROM correction memory included)		
		M37221M8F	I-XXXSP/FP	576 bytes (ROM correction memory included)		
		M37221MAH-XXXSP/FP, M37221EASP/FP		704 bytes (ROM correction memory included)		
	OSD F	ROM		8 K bytes		
	OSD F	RAM		96 bytes		
tInput/Output ports	P0		I/O	8-bit 5 1 (N-channel open-drain output structure, can be used as PWM output pins, INT input pins, A-D input pin)		
	P10, P15–P17		I/O	4-bit X 1 (CMOS input/output structure, can be used as OSD output pin. A-D input pins, INT input pin)		
	P11–P14		I/O	4-bit X 1 (CMOS input/output structure, can be used as multi-master I <sup>2</sup> C-BUS interface)		
	P20, P21		I/O	2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as serial I/O pins)		
	P22-P27		I/O	6-bit X 1 (CMOS input/output structure, can be used as serial input pin timer external clock input pins)		
	P30, P31		I/O	2-bit X 1 (CMOS input/output or N-channel open-drain output structure, can be used as A-D input pins, D-A conversion output pins <only fp="" m37221easp=""></only>		
	P32		I/O	1-bit X 1 (N-channel open-drain output structure)		
	P33, P	234	Input	2-bit X 1 (can be used as OSD display clock I/O pins)		
	P52-P55		Output	4-bit X 1 (CMOS output structure, can be used as OSD output pins)		
Serial I/O			·	8-bit X 1		
Multi-master I <sup>2</sup> C-BU	S interfa	се		1 (2 systems)		
A-D comparator				6 channels (6-bit resolution)		
D-A converter				2 (6-bit resolution) (Only M37221EASP/FP)		
PWM output circuit				14-bit × 1, 8-bit × 6		
Timers				8-bit timer X 4		
ROM correction function				2 vectors		
Subroutine nesting	M3722	21M4H/M6H-2	XXXSP/FP	96 levels (maximum)		
	M37221M8H/MAH-XXXSP/FP, M37221EASP/FP			128 levels (maximum)		
Interrupt				<14 sources> INT external interrupt X 3, Internal timer interrupt X 4, Serial I/O interrupt X 1. OSD interrupt X 1, Multi-master I <sup>2</sup> C-BUS interface interrupt X 1, f(XIN)/4096 interrupt X 1, VSYNC interrupt X 1, BRK interrupt X 1, Reset X 1		
Clock generating circuit				2 built-in circuits (externally connected a ceramic resonator or a quartz- crystal oscillator)		

**Table 6.2 Performance Overview (continued)** 

Parameter			Functions	
OSD display	Number of display characters		24 characters X 2 lines	
function	Dot structur	re	12 X 16 dots	
	Kinds of cha	aracters	256 kinds	
	Kinds of cha	aracter sizes	3 kinds	
	Character for	ont coloring	1 screen: 8 kinds (per character unit)	
	Display pos	sition	Horizontal: 64 levels, Vertical: 128 levels	
Power source vo	oltage		5 V ± 10 %	
Power dissipation	ssipation OSD ON		165 mW typ. (at oscillation frequency f(XIN) = 8 MHz, fosc = 8 MHz)	
		OSD OFF	110 mW typ. (at oscillation frequency f(XIN) = 8 MHz)	
	In stop mode		1.65 mW (maximum)	
Operating temper	Operating temperature range		-10 °C to 70 °C	
Device structure			CMOS silicon gate process	
Package M37221M4H/M6H/M8H/MAH-XXXSP, M37221EASP		,	42-pin plastic molded SDIP	
	M37221M4 M37221EA	H/M6H/M8H/MAH-XXXFP, FP	42-pin plastic molded SSOP	

#### 7. PIN DESCRIPTION

**Table 7.1 Pin Description** 

Pin	Name	Input/ Output	Name	
Vcc, Vss.	Power source		Apply voltage of 5 V ± 10 % (typical) to Vcc, and 0 V to Vss.	
CNVss	CNVss		This is connected to Vss.	
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for 2 \( \mu \)s or more (under normal Vcc conditions).  If more time is needed for the quartz-crystal oscillator to stabilize, this "L" condition should be maintained for the required time.	
XIN	Clock input	Input	This is the input pin for the main clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN	
Хоит	Clock output	Output	and XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.	
P00/PWM0- P05/PWM5, P06/INT2/	I/O port P0	I/O	Port P0 is an 8-bit I/O port with a direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure is N-channel open-drain output (See note 1.)	
A-D4, P07/INT1	PWM output	Output	Output Pins P0o to P05 are also used as PWM output pins PWM0 to PWM4, respectively. The output structure is N-channel open-drain output.	
	External interrupt input	Input	Pins P06, P07 are also used as external interrupt input pins INT2 and INT1 respectively.	
	Analog input	Input	P06 pin is also used as analog input pin A-D4.	
P1 <sub>0</sub> /OUT2, P1 <sub>1</sub> /SCL1,	I/O port P1	I/O	I/O Port P1 is a 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output (See note 1.)	
P12/SCL2, P13/SDA1,	OSD output	Output	Pins P10 is also used as OSD output pin OUT2. The output structure is CMOS output.	
P14/SDA1, P14/SDA2, P15/A-D1/	Multi-master I <sup>2</sup> C-BUS interface	I/O	Pins P11–P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I2C-BUS interface is used. The output structure is N-channel open-drain output.	
INT3,	Analog input	Input	Pins P15–P17 are also used as analog input pins A-D1 to A-D3 respectively.	
P16/A-D2, P17/A-D3	External interrupt input	Input	P15 pin is also used as external interrupt input pin INT3.	
P20/SCLK, P21/SOUT, P22/SIN,	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output. The output structure is CMOS output (See note 1.)	
P23/TIM3,	Timer external clock input	Input	Pins P23, P24 are also used as timer external clock input pins TIM3, TIM2 respectively.	
P24/TIM2, P25–P27	Serial I/O synchro- nizing clock input/ output	I/O	P20 pin is also used as serial I/O synchronizing clock input/output pin SCLK. The output structure is N-channel open-drain output.	
	Serial I/O data input/output	I/O	Pins P21, P22 are also used as serial I/O data input/output pins SOUT, SIN respectively. The output structure is N-channel open-drain output.	
P30/A-D5/ DA1, P31/A-D6/ DA2, P32	I/O port P3	I/O	Ports P30–P32 are a 3-bit I/O port and has basically the same functions as port P0. Either CMOS output or N-channel open-drain output structure can be selected as the port P30 and P31. The output structure of port P32 is N-channel open-drain output. (See notes 1, 2)	
	Analog input	Input	Pins P30, P31 are also used as analog input pins A-D5, A-D6 respectively.	
	D-A conversion output	Output	Pins P30, P31 are also used as D-A conversion output pins DA1, DA2 respectively. (See note 3)	
P33/OSC1,	Input port P3	Input	Ports P33, P34 are a 2-bit input port.	
P34/OSC2	Clock input for OSD	Input	P33 pin is also used as OSD clock input pin OSC1.	
	Clock output for OSD	Output	P34 pin is also used as OSD clock output pin OSC2. The output structure is CMOS output.	

Table 7.2 Pin Description (continued)

P52/R, P53/G,	Output port P5	Output	Ports P52-P55 are a 4-bit output port. The output structure is CMOS output.
P54/B, P55/OUT1	OSD output	Output	Pins P52–P55 are also used as OSD output pins R, G, B, OUT1 respectively. The output structure is CMOS output.
Hsync	Hsync input	Input	This is a horizontal synchronizing signal input for OSD.
Vsync	Vsync input	Input	This is a vertical synchronizing signal input for OSD.
D-A	DA output	Output	This is a 14-bit PWM output pin.

- Note 1: Port Pi (i = 0 to 3) has a port Pi direction register that can be used to program each bit for input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data is written into the port latch and then output. When data is read from the output pins, the data of the port latch, not the output pin level, is read. This allows a previously output value to be read correctly even if the output LOW voltage has risen due to, for example, a directly-driven light emitting diode. The input pins are in the floating state, so the values of the pins can be read. When data is written to the input pin, it is written only into the port latch, while the pin remains in the floating state.
  - 2: To swich output structures, set by the following bits.

P3<sub>0</sub>: bit 0 of port P3 output mode control register

P31: bit 1 of port P3 output mode control register
When "0," CMOS output; when "1," N-channel open-drain output.

3: Only M37221EASP/FP have a built-in D-A converter.




Fig. 7.1 I/O pin block diagram (1)




Fig. 7.2 I/O pin block diagram (2)

# 8. FUNCTION BLOCK DESCRIPTION 8.1 CENTRAL PROCESSING UNIT (CPU)

This microcomputer uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Availability of 740 Family instructions is as follows:

The FST and SLW instructions cannot be used.

The MUL, DIV, WIT and STP instructions can be used.

#### 8.1.1 CPU Mode Register

The CPU mode register includes a stack page selection bit and internal system clock selection bit. The CPU mode register is allocated to address 00FB16.




Fig. 8.1.1 CPU Mode Register

#### 8.2 MEMORY

### 8.2.1 Special Function Register (SFR) Area

The special function register (SFR) area in the zero page includes control registers such as I/O ports and timers.

#### 8.2.2 RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### 8.2.3 ROM

ROM is used for storing user programs as well as the interrupt vector area.

#### 8.2.4 OSD RAM

RAM used for specifying the character codes and colors for display.

#### 8.2.5 OSD ROM

ROM used for storing character data for display.

#### 8.2.6 Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

#### 8.2.7 Zero Page

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area is possible with only 2 bytes in the zero page addressing mode.

#### 8.2.8 Special Page

The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area is possible with only 2 bytes in the special page addressing mode.

#### 8.2.9 ROM Correction Memory (RAM)

This is used as the program area for ROM correction.




Fig. 8.2.1 Memory Map (M37221M4H/M6H-XXXSP/FP)




Fig. 8.2.2 Memory Map (M37221M8H/MAH-XXXSP/FP, M37221EASP/FP)




Fig. 8.2.3 Memory Map of Special Function Register (SFR) (1)




Fig. 8.2.4 Memory Map of Special Function Register (SFR) (2)




Fig. 8.2.5 Memory Map of 2 Page Register Area

	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	Name : } Function bit	0 : "0" immediately after reset 1 : "1" immediately after reset
	: No function bit  : Fix to this bit to "0" (do not write to "1")	? : Indeterminate immediately after reset
	1: Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation b7	State immediately after reset b0 b7 b0
Processor status register (PS) Program counter (PCH) Program counter (PCL)	N V T B D I Z	C ? ? ? ? ? 1 ? ?  Contents of address FFFF16  Contents of address FFFE16

Fig. 8.2.6 Internal State of Processor Status Register and Program Counter at Reset

#### 8.3 INTERRUPTS

Interrupts can be caused by 14 different sources comprising 4 external, 8 internal, 1 software, and 1 reset interrupts. Interrupts are vectored interrupts with priorities as shown in Table 8.3.1. Reset is also included in the table as its operation is similar to an interrupt. When an interrupt is accepted,

- ① The contents of the program counter and processor status register are automatically stored into the stack.
- ② The interrupt disable flag I is set to "1" and the corresponding interrupt request bit is set to "0."
- The jump destination address stored in the vector address enters the program counter.

Other interrupts are disabled when the interrupt disable flag is set to "1."

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in Interrupt Request Registers 1 and 2 and the interrupt enable bits are in Interrupt Control Registers 1 and 2. Figures 8.3.2 to 8.3.6 show the interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1," interrupt request bit is "1," and the interrupt disable flag is "0."

The interrupt request bit can be set to "0" by a program, but not set to "1." The interrupt enable bit can be set to "0" and "1" by a program. Reset is treated as a non-maskable interrupt with the highest priority. Figure 8.3.1 shows interrupt controls.

#### 8.3.1 Interrupt Causes

#### (1) VSYNC, OSD interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical sync signal.

The OSD interrupt occurs after character block display to the CRT is completed.

#### (2) INT1 to INT3 external interrupts

The INT1 to INT3 interrupts are external interrupt inputs, the system detects that the level of a pin changes from LOW to HIGH or from HIGH to LOW, and generates an interrupt request. The input active edge can be selected by bits 3 to 5 of the interrupt input polarity register (address 00F916): when this bit is "0," a change from LOW to HIGH is detected; when it is "1," a change from HIGH to LOW is detected. Note that both bits are cleared to "0" at reset.

#### (3) Timers 1 to 4 interrupts

An interrupt is generated by an overflow of timers 1 to 4.

Table 8.3.1 Interrupt Vector Addresses and Priority

Priority	Interrupt Source	Vector Addresses	Remarks
1	Reset	FFFF16, FFFE16	Non-maskable
2	OSD interrupt	FFFD16, FFFC16	
3	INT2 external interrupt	FFFB16, FFFA16	Active edge selectable
4	INT1 external interrupt	FFF916, FFF816	Active edge selectable
5	Timer 4 interrupt	FFF516, FFF416	
6	f(XIN)/4096 interrupt	FFF316, FFF216	
7	VSYNC interrupt	FFF116, FFF016	
8	Timer 3 interrupt	FFEF16, FFEE16	
9	Timer 2 interrupt	FFED16, FFEC16	
10	Timer 1 interrupt	FFEB16, FFEA16	
11	Serial I/O interrupt	FFE916, FFE816	
12	Multi-master I <sup>2</sup> C-BUS interface interrupt	FFE716, FFE616	
13	INT3 external interrupt	FFE516, FFE416	Active edge selectable
14	BRK instruction interrupt	FFDF16, FFDE16	Non-maskable

#### (4) Serial I/O interrupt

This is an interrupt request from the clock synchronous serial I/O function.

#### (5) f(XIN)/4096 interrupt

The f (XIN)/4096 interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of PWM output control register 1 to "0."

#### (6) Multi-master I<sup>2</sup>C-BUS interface interrupt

This is an interrupt request related to the multi-master I<sup>2</sup>C-BUS interface.

#### (7) BRK instruction interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag I (non-maskable).




Fig. 8.3.1 Interrupt Control

#### Interrupt Request Register 1 b7b6b5b4b3b2b1b0 Interrupt request register 1 (IREQ1) [Address 00FC16] В After reset R :W Name **Functions** Timer 1 interrupt 0: No interrupt request issued request bit (TM1R) 1 : Interrupt request issued Timer 2 interrupt 0: No interrupt request issued 0 R :\* request bit (TM2R) 1 : Interrupt request issued Timer 3 interrupt 0 : No interrupt request issued R :\* request bit (TM3R) 1: Interrupt request issued 0 R :\* Timer 4 interrupt 0: No interrupt request issued request bit (TM4R) 1: Interrupt request issued 0: No interrupt request issued R :\* OSD interrupt request 0 1: Interrupt request issued bit (CRTR) VSYNC interrupt 0: No interrupt request issued 0 R :**\*** request bit (VSCR) Interrupt request issued Multi-master I2C-BUS interface 0 R :\* 0: No interrupt request issued interrupt request bit (IICR) 1: Interrupt request issued 0 : No interrupt request issued 0 R :\* INT3 external interrupt request bit (IT3R) 1: Interrupt request issued \*: "0" can be set by software, but "1" cannot be set.

Fig. 8.3.2 Interrupt Request Register 1




Fig. 8.3.3 Interrupt Request Register 2




Fig. 8.3.4 Interrupt Control Register 1




Fig. 8.3.5 Interrupt Control Register 2




Fig. 8.3.6 Interrupt Input Polarity Register

#### 8.4 TIMERS

This microcomputer has 4 timers: timers 1 to 4. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 8.4.3.

All of the timers count down and their divide ratio is 1/(n+1), where n is the value of timer latch. By writing a count value to the corresponding timer latch (addresses 00F016 to 00F316: timers 1 to 4), the value is also set to a timer, simultaneously.

The count value is decremented by 1. The timer interrupt request bit is set to "1" by a timer overflow at the next count pulse, after the count value reaches "0016."

#### 8.4.1 Timer 1

Timer 1 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/4096

The count source of timer 1 is selected by setting bit 0 of timer 12 mode register 1 (address 00F416).

Timer interrupt request occurs at timer 1 overflow.

#### 8.4.2 Timer 2

Timer 2 can select one of the following count sources:

- f(XIN)/16
- · Timer 1 overflow signal
- External clock from the TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of timer 12 mode register (address 00F416). When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler.

Timer 2 interrupt request occurs at timer 2 overflow.

#### 8.4.3 Timer 3

Timer 3 can select one of the following count sources:

- f(XIN)/16
- . External clock from the HSYNC pin
- External clock from the TIM3 pin

The count source of timer 3 is selected by setting bits 5 and 0 of timer 34 mode register (address 00F516).

Timer 3 interrupt request occurs at timer 3 overflow.

#### 8.4.4 Timer 4

Timer 4 can select one of the following count sources:

- f(XIN)/16
- f(XIN)/2
- Timer 3 overflow signal

The count source of timer 3 is selected by setting bits 1 and 4 of timer 34 mode register (address 00F516). When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. The f(XIN)/16 is selected as the timer 3 count source. The internal reset is released by timer 4 overflow in this state and the internal clock is connected. At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF16" is automatically set in timer 3; "0716" in timer 4. However, the f(XIN)/16 is not selected as the timer 3 count source. So set both bit 0 of timer 34 mode register (address 00F516) and bit 6 at address 00C716 to "0" before execution of the STP instruction (f(XIN)/16 is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow in this state and the internal clock is connected.

As a result of the above procedure, the program can start under a stable clock.

The timer-related registers is shown in Figures 8.4.1 and 8.4.2.




Fig. 8.4.1 Timer 12 Mode Register




Fig. 8.4.2 Timer 34 Mode Register




Fig. 8.4.3 Timer Block Diagram

#### **8.5 SERIAL I/O**

This microcomputer has a built-in serial I/O which can either transmit or receive 8-bit data serially in the clock synchronous mode.

The serial I/O block diagram is shown in Figure 8.5.1. The synchronous clock I/O pin (Sclk), data output pin (Sout), and data input pin (Sin) also functions as port P2.

Bit 3 of the serial I/O mode register (address 00DC16) selects whether the synchronous clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether f(XIN) or f(XCIN) is divided by 4, 16, 32, or 64. To use SIN pin for serial I/O, set the corresponding bit of the port P2 direction register (address 00C516) to "0."

The operation of the serial I/O is described below. The operation of the serial I/O differs depending on the clock source; external clock or internal clock.




Fig. 8.5.1 Serial I/O Block Diagram

Internal clock: The serial I/O counter is set to "7" during the write cycle into the serial I/O register (address 00DD16), and the transfer clock goes HIGH forcibly. At each falling edge of the transfer clock after the write cycle, serial data is output from the SouT pin. Transfer direction can be selected by bit 5 of the serial I/O mode register. At each rising edge of the transfer clock, data is input from the SIN pin and data in the serial I/O register is shifted 1 bit.

After the transfer clock has counted 8 times, the serial I/O counter becomes "0" and the transfer clock stops at HIGH. At this time the interrupt request bit is set to "1."

External clock: The an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has been counted 8 counts. However, transfer operation does not stop, so the clock should be controlled externally. Use the external clock of 1 MHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 8.5.2. When using an external clock for transfer, the external clock must be held at HIGH for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- Notes 1: On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit managing instructions, such as SEB and CLB.
  - 2: When an external clock is used as the synchronous clock, write transmit data to the serial I/O register when the transfer clock input level is HIGH.




Fig. 8.5.2 Serial I/O Timing (for LSB first)




Fig. 8.5.3 Serial I/O Mode Register

# 8.5.1 Serial I/O Common Transmission/Reception mode

By writing "1" to bit 6 of the serial I/O mode register, signals SIN and SOUT are switched internally to be able to transmit or receive the serial data

Figure 8.5.4 shows signals on serial I/O common transmission/reception mode.

Note: When receiving the serial data after writing "FF16" to the serial I/O register.




Fig. 8.5.4 Signals on Serial I/O Common Transmission/Reception Mode



#### 8.6 MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The multi-master  $I^2C$ -BUS interface is a serial communications circuit, conforming to the Philips  $I^2C$ -BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.

Figure 8.6.1 shows a block diagram of the multi-master  $I^2C$ -BUS interface and Table 8.6.1 shows multi-master  $I^2C$ -BUS interface functions.

This multi-master I $^2$ C-BUS interface consists of the I $^2$ C address register, the I $^2$ C data shift register, the I $^2$ C clock control register, the I $^2$ C control register, the I $^2$ C status register and other control circuits.

Table 8.6.1 Multi-master I<sup>2</sup>C-BUS Interface Functions

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at φ = 4 MHz)

 $\phi$ : System clock = f(XIN)/2

Note: We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I<sup>2</sup>C control register at address 00DA16) for connections between the I<sup>2</sup>C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 8.6.1 Block Diagram of Multi-master I<sup>2</sup>C-BUS Interface

#### 8.6.1 I<sup>2</sup>C Data Shift Register

The  $I^2C$  data shift register (S0 : address 00D716) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The  $I^2C$  data shift register is in a write enable status only when the ESO bit of the  $I^2C$  control register (address 00DA16) is "1." The bit counter is reset by a write instruction to the  $I^2C$  data shift register. When both the ESO bit and the MST bit of the  $I^2C$  status register (address 00D916) are "1," the SCL is output by a write instruction to the  $I^2C$  data shift register. Reading data from the  $I^2C$  data shift register is always enabled regardless of the ESO bit value.

**Note:** To write data into the 1<sup>2</sup>C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.




Fig. 8.6.2 Data Shift Register

#### 8.6.2 I<sup>2</sup>C Address Register

The  $I^2C$  address register (address 00D816) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

#### (1) Bit 0: read/write bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the  $\rm I^2C$  address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

#### (2) Bits 1 to 7: slave address (SAD0-SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 8.6.3 I<sup>2</sup>C Address Register

#### 8.6.3 I<sup>2</sup>C Clock Control Register

The  $I^2C$  clock control register (address 00DB16) is used to set ACK control, SCL mode and SCL frequency.

## (1) Bits 0 to 4: SCL frequency control bits (CCR0–CCR4) These bits control the SCL frequency.

#### (2) Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

#### (3) Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

\*ACK clock: Clock for acknowledgement

#### (4) Bit 7: ACK clock bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the 1<sup>2</sup>C clock control register during transmission. If data is written during transmission, the 1<sup>2</sup>C clock generator is reset, so that data cannot be transmitted normally.




Fig. 8.6.4 I<sup>2</sup>C Address Register

# 8.6.4 I<sup>2</sup>C Control Register

The I<sup>2</sup>C control register (address 00DA<sub>16</sub>) controls the data communication format.

# (1) Bits 0 to 2: bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

# (2) Bit 3: I<sup>2</sup>C-BUS interface use enable bit (ESO)

This bit enables usage of the multimaster I<sup>2</sup>C BUS interface. When this bit is set to "0," interface is in the disabled status so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I<sup>2</sup>C status register at address 00D916).
- Writing data to the I<sup>2</sup>C data shift register (address 00D716) is disabled

# (3) Bit 4: data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "8.6.5 I<sup>2</sup>C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized

# (4) Bit 5: addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the  $I^2C$  address register (address 00D816) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected and all the bits of the  $I^2C$  address register are compared with the address data.

# (5) Bits 6 and 7: connection control bits between I<sup>2</sup>C-BUS interface and ports (BSEL0, BSEL1)

These bits control the connection between SCL and ports or SDA and ports (refer to Figure 8.6.5).




Fig. 8.6.5 Connection Port Control by BSEL0 and BSEL1




Fig. 8.6.6 I<sup>2</sup>C Control Register

# 8.6.5 I<sup>2</sup>C Status Register

The I<sup>2</sup>C status register (address 00D916) controls the I<sup>2</sup>C-BUS interface status. The low-order 4 bits are read-only bits and the highorder 4 bits can be read out and written to.

#### (1) Bit 0: last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00D7<sub>16</sub>).

### (2) Bit 1: general call detecting flag (AD0)

This bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

\*General call: The master transmits the general call address "0016" to all slaves.

#### (3) Bit 2: slave address comparison flag (AAS)

This flag indicates a comparison result of address data.

- In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in either of the following conditions.
  - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D8<sub>16</sub>).
  - · A general call is received.
- In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" in the following condition.
  - When the address data is compared with the I<sup>2</sup>C address register (8 bits consisting of slave address and RBW), the first bytes
- The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00D716).

# (4) Bit 3: arbitration lost\* detecting flag (AL)

In the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

\*Arbitration lost: The status in which communication as a master is disabled

# (5) Bit 4: I<sup>2</sup>C-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When detecting the STOP condition in slave, the multi-master I<sup>2</sup>C-BUS interface interrupt request bit (IR) is set to "1" (interrupt request) regardless of falling of PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 8.6.8 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- · Writing "1" to the PIN bit
- Executing a write instruction to the I<sup>2</sup>C data shift register (address 00D716) (See note)
- When the ESO bit is "0"

Note: It takes 8 BCLK cycles or more until PIN bit becomes "1" after write instructions are executed to these registers.

The conditions in which the PIN bit is set to "0" are shown below:

- · Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

#### (6) Bit 5: bus busy flag (BB)

This bit indicates the status of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (See note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the I<sup>2</sup>C control register (address 00DA<sub>16</sub>) is "0" at reset, the BB flag is kept in the "0" state.

#### (7) Bit 6: communication mode specification bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I<sup>2</sup>C control register (address 00DA<sub>16</sub>) is "0" in the slave reception mode, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the  $R/\overline{W}$  bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- · When arbitration lost is detected.
- When a STOP condition is detected.
- · When occurence of a START condition is disabled by the START condition duplication prevention function (Note).
- When MST = "0" and a START condition is detected.
- When MST = "0" and ACK non-return is detected.
- At reset



# (8) Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification in data communications. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in any of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- · When a STOP condition is detected.
- When occurence of a START condition is disabled by the START condition duplication prevention function (Note).
- · At reset

Note: The START condition duplication prevention function disables the START condition generation, bit counter reset, and SCL output, when the following condition is satisfied:

a START condition is set by another master device.




Fig. 8.6.7 I<sup>2</sup>C Status Register




Fig. 8.6.8 Interrupt Request Signal Generation Timing

#### 8.6.6 START Condition Generation Method

When the ESO bit of the  $I^2C$  control register (address 00DA16) is "1," execute a write instruction to the  $I^2C$  status register (address 00D916) to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL is output for 1 byte . The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.9 for the START condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.9 START Condition Generation Timing Diagram

#### 8.6.7 STOP Condition Generation Method

When the ESO bit of the I²C control register (address 00DA16) is "1," execute a write instruction to the I²C status register (address 00D916) to set the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 8.6.10 for the STOP condition generation timing diagram, and Table 8.6.2 for the START condition/STOP condition generation timing table.




Fig. 8.6.10 STOP Condition Generation Timing Diagram

Table 8.6.2 START Condition/STOP Condition Generation Timing Table

Item	Standard Clock Mode	High-speed Clock Mode		
Item	Staridard Clock Mode	r light-speed Clock Mode		
Setup time	5.0 μs (20 cycles)	2.5 μs (10 cycles)		
(START condition)	3.0 μs (20 cycles)	2.5 μs (10 cycles)		
Setup time	4.25 μs (17 cycles)	1.75 μs (7 cycles)		
(STOP condition)	4.25 μ3 (17 cycles)	1.75 μs (7 cycles)		
Hold time	5.0 μs (20 cycles)	2.5 μs (10 cycles)		
Set/reset time for BB flag	3.0 μs (12 cycles)	1.5 μs (6 cycles)		

Note: Absolute time at  $\phi$  = 4 MHz. The value in parentheses denotes the number of  $\phi$  cycles.

#### 8.6.8 START/STOP Condition Detect Conditions

The START/STOP condition detect conditions are shown in Figure 8.6.11 and Table 8.6.3. Only when the 3 conditions of Table 8.6.3 are satisfied, a START/STOP condition can be detected.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "IICIRQ" is generated to the CPU.




Fig. 8.6.11 START Condition/STOP Condition Detect Timing Diagram

**Table 8.6.3 START Condition/STOP Condition Detect Conditions** 

Standard Clock Mode	High-speed Clock Mode	
6.5 μs (26 cycles) < SCL	1.0 μs (4 cycles) < SCL	
release time	release time	
3.25 μs (13 cycles) < Setup time	0.5 μs (2 cycles) < Setup time	
3.25 µs (13 cycles) < Hold time	0.5 μs (2 cycles) < Hold time	

Note: Absolute time at  $\varphi$  = 4 MHz. The value in parentheses denotes the number of  $\varphi$  cycles.

#### 8.6.9 Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.

#### (1) 7-bit addressing format

To support the 7-bit addressing format, set the 10BIT SAD bit of the  $I^2C$  control register (address 00DA16) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the  $I^2C$  address register (address 00D816). At the time of this comparison, address comparison of the RBW bit of the  $I^2C$  address register (address 00D816) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 8.6.12, (1) and (2).

#### (2) 10-bit addressing format

To support the 10-bit addressing format, set the 10BIT SAD bit of the  $I^2C$  control register (address 00DA16) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the  $I^2C$  address register (address 00D816). At the time of this comparison, an address comparison is performed between the RBW bit of the  $I^2C$  address register (address 00D816) and the  $R/\overline{W}$  bit, which is the last bit of the address data transmitted from the master. In the 10-bit addressing mode, the  $R/\overline{W}$  bit not only specifies the direction of communication for control data but is also processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the  $I^2C$  status register (address 00D916) is set to "1." After the second-byte address data is stored into the  $I^2C$  data shift register (address 00D716), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd byte matches the slave address, set the RBW bit of the  $I^2C$  address register (address 00D816) to "1" by software. This processing can match the 7-bit slave address and  $R/\overline{W}$  data, which are received after a RESTART condition is detected, with the value of the  $I^2C$  address register (address 00D816). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 8.6.12, (3) and (4).

#### 8.6.10 Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz with the ACK return mode enable, is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D816) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I<sup>2</sup>C clock control register (address 00DB16).
- Set "1016" in the I<sup>2</sup>C status register (address 00D916) and hold the SCL at HIGH.
- Set a communication enable status by setting "4816" in the I<sup>2</sup>C control register (address 00DA16).
- Set the address data of the destination of transmission in the highorder 7 bits of the I<sup>2</sup>C data shift register (address 00D716) and set "0" in the least significant bit.
- Set "F016" in the I<sup>2</sup>C status register (address 00D916) to generate
   a START condition. At this time, an SCL for 1 byte and an ACK
   clock automatically occurs.
- Set transmit data in the I<sup>2</sup>C data shift register (address 00D7<sub>16</sub>). At this time, an SCL and an ACK clock automatically occurs.
- $\ensuremath{\$}$  When transmitting control data of more than 1 byte, repeat step  $\ensuremath{\Im}.$
- Set "D016" in the I<sup>2</sup>C status register (address 00D916). After this, if
   ACK is not returned or transmission ends, a STOP condition will
   be generated.

#### 8.6.11 Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, with the ACK non-return mode enabled while using the addressing format, is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00D816) and "0" in the RBW bit.
- ② Set the ACK non-return mode and SCL = 400 kHz by setting "2516" in the I<sup>2</sup>C clock control register (address 00DB16).
- Set "1016" in the I<sup>2</sup>C status register (address 00D916) and hold the SCL at HIGH.
- Set a communication enable status by setting "4816" in the I<sup>2</sup>C control register (address 00DA16).
- When a START condition is received, an address comparison is executed.
- •When the transmitted addresses match the address set in ①:
  ASS of the I<sup>2</sup>C status register (address 00D916) is set to "1" and an interrupt request signal occurs.
- •In the cases other than the above:
  AD0 and AAS of the I<sup>2</sup>C status register (address 00D916) are set to "0" and no interrupt request signal occurs.
- © Set dummy data in the I<sup>2</sup>C data shift register (address 00D716).
- ® When receiving control data of more than 1 byte, repeat step ⑦.
- 9 When a STOP condition is detected, the communication ends.




Fig. 8.6.12 Address Data Communication Format

# 8.6.12 Precautions when using multi-master I<sup>2</sup>C-BUS interface

### (1) Read-modify-write instruction

Precautions for executing the read-modify-write instructions such as SEB, and CLB, is for each register of the multi-master I<sup>2</sup>C-BUS interface are described below.

•I2C data shift register (S0)

When executing the read-modify-write instruction for this register during transfer, data may become an arbitrary value.

•I<sup>2</sup>C address register (S0D)

When the read-modify-write instruction is executed for this register at detection of the STOP condition, data may become an arbitrary value. It is because hardware changes the read/write bit (RBW) at the timing.

•I<sup>2</sup>C status register (S1)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.

•I<sup>2</sup>C control register (S1D)

When the read-modify-write instruction is executed for this register at detection of the START condition or at completion the byte transfer, data may become an arbitrary value. Because hardware changes the bit counter (BC0–BC2) at the timing.

•I<sup>2</sup>C clock control register (S2)

The read-modify-write instruction can be executed for this register.

# (2) START condition generation procedure using multi-master

① Procedure example (The necessary conditions for the procedure are described in ② to ⑤ below).

•

LDA — (Take out slave address value)

SEI (Interrupt disabled)

BBS 5,S1,BUSBUSY (BB flag confirmation and branch process)

BUSFREE:

STA S0 (Write slave address value)

LDM #\$F0, S1 (Trigger START condition generation)

CLI (Interrupt enabled)

•

•

BUSBUSY:

CLI (Interrupt enabled)

•

"STY" or "STV" of the zero page addressing inst

- ② Use "STA," "STX" or "STY" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register.
- Use "LDM" instruction for setting trigger of START condition generation.
   Write the slave address value of @ and set trigger of START conditions.
- Write the slave address value of ② and set trigger of START condition generation as in ③ continuously as shown in the procedure example.
- ⑤ Disable interrupts during the following three process steps:
  - · BB flag confirmation
- Write of slave address value
- Trigger of START condition generation
   When the condition of the BB flag is bus busy, enable

When the condition of the BB flag is bus busy, enable interrupts immediately.



#### (3) RESTART condition generation procedure

①Procedure example (The necessary conditions for the procedure are described in ② to ⑥ below.)

Execute the following procedure when the PIN bit is "0."

LDM #\$00, S1 (Select slave receive mode)

LDA — (Take out slave address value)

SEI (Interrupt disabled)

STA S0 (Write slave address value)

LDM #\$F0, S1 (Trigger RESTART condition generation)

CLI (Interrupt enabled)

② Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.

The TRX bit becomes "0" and the SDA pin is released.

- ③ The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register. Use "STA," "STX" or "STY" of the zero page addressing instruction for writing.
- Use "LDM" instruction for setting trigger of RESTART condition generation.
- Write the slave address value of ③ and set trigger of RESTART condition generation of ④ continuously, as shown in the procedure example.
- ® Disable interrupts during the following two process steps:
  - Write slave address value
  - Trigger RESTART condition generation

#### (4) STOP condition generation procedure

 ${\Bbb O}$  Procedure example (The necessary conditions for the procedure are described in  ${\Bbb Q}$  to  ${\Bbb G}$  below.)

SEI (Interrupt disabled)
LDM #\$C0, S1 (Select master transmit mode)
NOP (Set NOP)
LDM #\$D0, S1 (Trigger STOP condition generation)
CLI (Interrupt enabled)

- ② Write "0" to the PIN bit when master transmit mode is selected.
- ③ Execute "NOP" instruction after master transmit mode is set. Also, set trigger of STOP condition generation within 10 cycles after selecting the master trasmit mode.
- Disable interrupts during the following two process steps:
  - · Select master transmit mode
- Trigger STOP condition generation

# (5) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously as it may cause the SCL pin the SDA pin to be released after about one machine cycle. Also, do not execute an instruction to set the MST and TRX bits to "0" from "1" when the PIN bit is "1," as it may cause the same problem.

### (6) Process after STOP condition generation

Do not write data in the  $I^2C$  data shift register S0 and the  $I^2C$  status register S1 until the bus busy flag BB becomes "0" after generation the STOP condition in the master mode. Doing so may cause the STOP condition waveform from being generated normally. Reading the registers does not cause the same problem.

### 8.7 PWM OUTPUT FUNCTION

This microcomputer is equipped with two 14-bit PWM (DA) and six 8-bit PWMs (PWM0–PWM5). DA1 and DA2 have a 14-bit resolution with the minimum resolution bit width of 0.25  $\mu$ s and a repeat period of 4096  $\mu$ s (for f(XIN) = 8 MHz). PWM0–PWM7 have the same circuit structure and an 8-bit resolution with minimum resolution bit width of 4  $\mu$ s and repeat period of 1024  $\mu$ s (for f(XIN) = 8 MHz).

Figure 8.7.1 shows the PWM block diagram. The PWM timing generating circuit applies individual control signals to DA and PWM0–PWM5 using f(XIN) divided by 2 as a reference signal.

#### 8.7.1 Data Setting

When outputting DA, first set the high-order 8 bits to the DA-H register (address 00CE16), then the low-order 6 bits to the DA-L register (address 00CF16). When outputting PWM0–PWM5, set 8-bit output data to the PWMi register (i means 0 to 5; addresses 00D016 to 00D416, 00F616).

# 8.7.2 Transferring Data from Registers to PWM Circuit

Data transfer from the 8-bit PWM register to the 8-bit PWM circuit is executed when writing data to the register.

The signal output from the 8-bit PWM output pin corresponds to the contents of this register.

Also, data transfer from the DA register (addresses 00CE16 and 00CF16) to the 14-bit PWM circuit is executed at writing data to the DA-L register (address 00CF16). Reading from the DA-H register (address 00CE16) means reading this transferred data. Accordingly, it is possible to confirm the data being output from the DA output pin by reading the DA register.

#### 8.7.3 Operating of 8-bit PWM

The following explains the PWM operation.

First, set bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied.

PWM0–PWM5 are also used as ports P00–P05, respectively. Set those of the port P0 direction register to "1." And select each output polarity by bit 3 of PWM output control register 2 (address 00D616). Then, set bits 2 to 7 of PWM output control register 1 to "1" (PWM output).

The PWM waveform is output from the PWM output pins by setting these registers.

Figure 8.7.2 shows the 8-bit PWM timing. One cycle (T) is composed of 256 (2<sup>8</sup>) segments. 8 kinds of pulses, relative to the weight of each bit (bits 0 to 7), are output inside the circuit during 1 cycle. Refer to Figure 8.7.2 (a). The 8-bit PWM outputs a waveform which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 8.7.2 (b). 256 kinds of output (HIGH area: 0/256 to 255/256) are selected by changing the contents of the PWM register. An entirely HIGH selection cannot be output, i.e. 256/256.

### 8.7.4 Operating of 14-bit PWM

As with 8-bit PWM, set the bit 0 of PWM output control register 1 (address 00D516) to "0" (at reset, bit 0 is already set to "0" automatically), so that the PWM count source is supplied. Next, select the output polarity by bit 2 of PWM output control register 2 (address 00D616). Then, the 14-bit PWM outputs from the D-A output pin by setting bit 1 of PWM output control register 1 to "0" (at reset, this bit already set to "0" automatically) to select the DA output.

The output example of the 14-bit PWM is shown in Figure 8.7.3. The 14-bit PWM divides the data of the DA latch into the low-order 6 bits and the high-order 8 bits.

The fundamental waveform is determined with the high-order 8-bit data "DH." A HIGH area with a length t X DH (HIGH area of fundamental waveform) is output every short area of "t" =  $256\tau$  =  $64~\mu s$  ( $\tau$  is the minimum resolution bit width of 250 ns). The HIGH level area increase interval (tm) is determined with the low-order 6-bit data "DL." The HIGH are of smaller intervals "tm" shown in Table 5 is longer by t than that of other smaller intervals in PWM repeat period "T" = 64t. Thus, a rectangular waveform with the different HIGH width is output from the DA pins. Accordingly, the PWM output changes by  $\tau$  unit pulse width by changing the contents of the DA-H and DA-L registers. A length of entirely HIGH cannot be output, i. e. 256/256.

#### 8.7.5 Output after Reset

At reset, the output of ports P00–P05 are in the high-impedance state, and the contents of the PWM register and the PWM circuit are undefined. Note that after reset, the PWM output is undefined until setting the PWM register.

Table 8.7.1 Relation Between the Low-order 6-bit Data and Highlevel Area Increase Interval

Low-order 6 bits of Data	Area Longer by $\tau$ than That of Other tm (m = 0 to 63)
0 0 0 0 0 0 LSB	Nothing
000001	m = 32
000010	m = 16, 48
000100	m = 8, 24, 40, 56
001000	m = 4, 12, 20, 28, 36, 44, 52, 60
010000	m = 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
100000	m = 1, 3, 5, 7, 57, 59, 61, 63




Fig. 8.7.1 PWM Block Diagram





Fig. 8.7.2 PWM Timing



RENESAS

Fig. 8.7.3 14-bit PWM Timing (f(XIN) = 8 MHz)




Fig. 8.7.4 PWM Output Control Register 1




Fig. 8.7.5 PWM Output Control Register 2

#### 8.8 A-D COMPARATOR

A-D comparator consists of a 6-bit D-A converter and a comparator. The A-D comparator block diagram is shown in Figure 8.8.1.

The reference voltage "Vref" for D-A conversion is set by bits 0 to 5 of the A-D control register 2 (address 00EF16).

The comparison result of the analog input voltage and the reference voltage "Vref" is stored in bit 4 of the A-D control register 1 (address 00EE<sub>16</sub>).

For A-D comparison, set "0" to corresponding bits of the direction register to use ports as analog input pins. Write the data to select analog input pins for bits 0 to 2 of the A-D control register 1 and write the digital value corresponding to Vref to be compared to bits 0 to 5 of the A-D control register 2. The voltage comparison is started by writing to the A-D control register 2, and it is completed after 16 machine cycles (NOP instruction X 8).




Fig. 8.8.1 A-D Comparator Block Diagram




Fig. 8.8.2 A-D Control Register 1




Fig. 8.8.3 A-D Control Register 2

#### **8.9 D-A CONVERTER**

This microcomputer has 2 D-A converters with 6-bit resolution. D-A converter block diagram is shown in Figure 8.9.1.

D-A conversion is performed by setting the value in the DA conversion register. The result of D-A conversion is output from the DA pin by setting "1" to the DA output enable bit of the port P3 output mode control register (bits 2 and 3 at address 00CD16).

The output analog voltage V is determined with the value n (n: decimal number) in the DA conversion register.

$$V = VCC \times \frac{n}{64}$$
 (n = 0 to 63)

The DA output does not build in a buffer, so connect an external buffer when driving a low-impedance load.

Note: Only M37221EASP/FP have a built-in D-A converter.




Fig. 8.9.1 D-A converter block diagram




Fig. 8.9.2 P3 output mode control register





Fig. 8.9.3 DA conversion register i (i = 1, 2)

#### 8.10 ROM CORRECTION FUNCTION

This can correct program data in the ROM. Up to 2 addresses can be corrected; a program for correction is stored in the ROM correction memory in the RAM as the top address. There are 2 vectors for ROM correction:

Vector 1 : address 02C016 Vector 2 : address 02E016

Set the address of the ROM data to be corrected into the ROM correction address register. When the value of the counter matches the ROM data address in the top address of the ROM correction vector, the main program branches to the correction program stored in the ROM memory. To return from the correction program to the main program, the op code and operand of the JMP instruction (total of 3 bytes) are necessary at the end of the correction program. The ROM correction function is controlled by the ROM correction enable register.



- 2: Use the JMP instruction (total of 3 bytes) to return from the correction program to the main program.
- **3**: Do not set the same ROM correction address to both vectors 1 and 2.




Fig. 8.10.1 ROM Correction Address Registers

#### ROM Correction Enable Register b7 b6 b5 b4 b3 b2 b1 b0 ROM correction enable register (RCR) [Address 021B16] 0 0 В **Functions** After reset RiW Name 0 R¦W Vector 1 enable bit (RCR0) 0. Disabled 1: Enabled 0 R;W Vector 2 enable bit (RCR1) 0: Disabled 1: Enabled 2, 3 0 Fix these bits to "0." R W Nothing is assigned. These bits are write disable bits. When 0 R these bits are read out, the values are "0.

Fig. 8.10.2 ROM Correction Enable Register

#### 8.11 OSD FUNCTIONS

Table 8.11.1 outlines the OSD functions. This microcomputer incorporates an OSD control circuit of 24 characters X 2 lines. OSD is controlled by the CRT control register. Up to 256 kinds of characters can be displayed. The colors can be specified for each character and up to 4 kinds of colors can be displayed on one screen. A combination of up to 8 colors can be obtained by using each output signal (R, G, and B).

Characters are displayed in a 12 X 16 dots configuration to obtain smooth character patterns (refer to Figure 8.11.1).

The following shows the procedure how to display characters on the CRT screen.

- ① Write the display character code in OSD RAM.
- 2 Specify the display color by using the color register.
- Write the color register in which the display color is set in OSD RAM.
- Specify the vertical position by using the vertical position register.
- ⑤ Specify the character size by using the character size register.
- Specify the horizontal position by using the horizontal position register.
- Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the OSD starts according to the input of the VSYNC signal.

Table 8.11.1 Features of Each Display Mode

Parameter	Functions
Number of display characters	24 characters X 2 lines
Dot structure	12 X 16 dots
Kinds of characters	256 kinds
Kinds of character sizes	3 kinds
Attribute	Border (black)
Character font coloring	1 screen : 8 kinds (per character unit)
Character background coloring	1 screen : 8 kinds (per character unit)
OSD output	R, G, B
Display position	Horizontal: 64 levels, Vertical: 128 levels
Display expansion (multiline display)	Possible

The OSD circuit has an extended display mode. This mode allows multiple lines (3 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display has been terminated by software. Figure 8.11.1 shows the configuration of an OSD character. Figure 8.11.2 shows the block diagram of the OSD circuit. Figure 8.11.3 shows OSD control register.




Fig. 8.11.1 Configuration of OSD Character Display Area




Fig. 8.11.2 Block Diagram of OSD Circuit




Fig. 8.11.3 OSD Control Register

### 8.11.1 Display Position

The display positions of characters are specified in units called "blocks." There are 2 blocks: blocks 1 and 2. Up to 24 characters can be displayed in each block (refer to "8.11.3 Memory for OSD"). The display position of each block can be set in both horizontal and vertical directions by software.

The display start position in the horizontal direction can be selected for all blocks from 64-step display positions in units of 4Tc (Tc = OSD oscillation cycle).

The display start position in the vertical direction for each block can be selected from 128-step display positions in units of 4 scanning lines.

Blocks are displayed in conformance with the following rules:

- Block 2 is displayed after the display of block 1 is completed (Figure 8.11.4 (a)).
- When the display position of block 1 is overlapped with that of block 2 (Figure 8.11.4 (b)), block 1 is displayed in front.
- When another block display position appears while one block is displayed (Figure 8.11.4 (c)), only block 1 is displayed. Similarly, when multiline display, block 1 is displayed after the display of block 2 is completed.




Fig. 8.11.4 Display Position

The vertical display start position is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), the count starts at the rising edge (falling edge) of HSYNC signal after the fixed cycle of the rising edge (falling edge) of VSYNC signal. So the interval from the rising edge (falling edge) of VSYNC signal to the rising edge (falling edge) of HSYNC signal needs enough time (2 machine cycles or more) to avoid jitters. The polarity of HSYNC and VSYNC signals can be select with the OSD port control register (address 00EC16).




Fig. 8.11.5 Supplement Explanation for Display Position

The vertical display start position for each block can be set in 512 steps (where each step is 1TH (TH: HSYNC cycle)) as values "0016" to "7F16" in vertical position register i (i = 1 and 2) (addresses 00E116 and 00E216) The vertical position register i is shown in Figure 8.11.6.




Fig. 8.11.6 Vertical Position Register i

The horizontal display start position is common to all blocks, and can be set in 64 steps (where 1 step is 4Tc, Tc being the OSD oscillation cycle) as values "0016" to "3F16" in bits 0 to 5 of the horizontal position register (address 00D116). The horizontal position register is shown in Figure 8.11.7.




Fig. 8.11.7 Horizontal Position Register

#### 8.11.2 Character Size

The size of characters to be displayed can be from 3 sizes for each block. Use the character size register (address 00E416) to set a character size. The character size of block 1 can be specified by using bits 0 and 1 of the character size register; the character size of block 2 can be specified by using bits 2 and 3. Figure 8.11.8 shows the character size register.

The character size can be selected from 3 sizes: minimum size, medium size and large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the oscillating cycle for display (Tc) in the width (horizontal) direction. The minimum size consists of [1 scanning line]  $\times$  [1Tc]; the medium size consists of [2 scanning lines]  $\times$  [2Tc]; and the large size consists of [3 scanning lines]  $\times$  [3Tc]. Table 8.11.2 shows the relation between the set values in the character size register and the character sizes.




Fig. 8.11.8 Character Size Register




Fig. 8.11.9 Display Start Position of Each Character Size (Horizontal Direction)

Table. 8.11.2 Relation between Set Values in Character Size Register and Character Sizes

Set values of char	acter size register	Character	Width (horizontal) direction	Height (vertical) direction scanning lines	
CSi1	CSi0	size	Tc: oscillating cycle for display		
0	0	Minimum	1 Tc	1	
0	1	Medium	2 Tc	2	
1	0	Large	3 Tc	3	
1	1	This is not available			

Notes 1: The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal display start position is common to all blocks even when the character size varies with each block (refer to Figure 8.11.9).

2: i indicates 1 or 2.

#### 8.11.3 Clock for OSD

The following 2 types of clocks can be selected for OSD display.

- Main clock supplied from XIN pin
- Main clock supplied from XIN pin divided by I.5
- Clock from the ceramic resonator or the LC or oscillator from the pins OSC1 and OSC2
- Clock from the ceramic resonator or the quartz-crystal oscillator supplied from pins OSC1 and OSC2.

The OSD clock for each block can be selected by the OSD clock selection register (address 00ED16).

When selecting the main clock, set the oscillation frequency to  $8\ \mathrm{MHz}.$ 




Fig. 8.11.10 OSD clock selection Circuit

#### 8.11.4 Memory for OSD

There are 2 types of memory for OSD: OSD ROM (addresses 1000016 to 11FFF16) used to store character dot data and OSD RAM (addresses 060016 to 06B716) used to specify the characters and colors to be displayed.

#### (1) OSD ROM (addresses 1000016 to 11FFF16)

The dot pattern data for OSD characters is stored in the OSD ROM. To specify the kinds of character font, it is necessary to write the character code (Table 8.11.3) into the OSD RAM.

The OSD ROM has a capacity of 8K bytes. Since 32 bytes are required for 1 character data, the ROM can stores up to 256 kinds of

The OSD ROM space is broadly divided into 2 areas. The [vertical 16 dots] X [horizontal (left side) 8 dots] data of display characters are stored in addresses 1000016 to 107FF16 and 1100016 to 117FF16; the [vertical 16 dots] X [horizontal (right side) 4 dots] data of display characters are stored in addresses 1080016 to 10FFF16 and 1180016 to 11FFF<sub>16</sub> (refer to Figure 8.11.11). Note however that the highorder 4 bits in the data to be written to addresses 1080016 to 10FFF16 and 1180016 to 11FFF16 must be set to "1" (by writing data "FX16"). Data of the character font is specified shown in Figure 8.11.11.




Fig. 8.11.11 Character Font Data Storing Address

Table 8.11.3 Character Code List (Partially Abbreviated)

Character and	Character data storage address				
Character code	Left 8 dots lines	Right 4 dots lines			
0016	1000016 to 1000F16	1080016 to 1080F16			
0116	10010 <sub>16</sub> to 1001F <sub>16</sub>	10810 <sub>16</sub> to 1081F <sub>16</sub>			
0216	1002016 to 1002F16	1082016 to 1082F16			
0316	1003016 to 1003F16	1083016 to 1083F16			
:	:	:			
7E16	107E016 to 107EF16	10FE016 to 10FEF16			
7F16	107F0 <sub>16</sub> to 107FF <sub>16</sub>	10FF0 <sub>16</sub> to 10FFF <sub>16</sub>			
8016	1100016 to 1100F16	1180016 to 1180F16			
8116	11010 <sub>16</sub> to 1101F <sub>16</sub>	11810 <sub>16</sub> to 1181F <sub>16</sub>			
:	:	:			
FD16	117D016 to 117DF16	11FD016 to 11FDF16			
FE16	117E0 <sub>16</sub> to 117EF <sub>16</sub>	11FE0 <sub>16</sub> to 11FEF <sub>16</sub>			
FF16	117F016 to 117FF16	11FF016 to 11FFF16			

# (2) OSD RAM (addresses 060016 to 06B716)

The OSD RAM is allocated at addresses 060016 to 06B716, and is divided into a display character code specification part, and color code specification part for each block. Table 8.11.4 shows the contents of the OSD RAM.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 060016, write the color code at 068016

The structure of the OSD RAM is shown in Figure 8.11.12.

Table 8.10.4 Contents of OSD RAM

Block	Display Position (from left)	Character Code Specification	Color Specification
	1st character	060016	068016
	2nd character	060116	068116
	3rd character	060216	068216
Block 1	:	:	:
	22nd character	061516	069516
	23rd character	061616	069616
	24th character	061716	069716
		061816	069816
	Not used	:	:
		061F <sub>16</sub>	069F16
	1st character	062016	06A016
	2nd character	062116	06A116
	3rd character	062216	06A216
Block 2	:	:	:
	22nd character	063516	06B516
	23rd character	063616	06B616
	24th character	063716	06B7 <sub>16</sub>




Fig. 8.11.12 Bit structure of OSD RAM

#### 8.11.5 Color Register

The color of a displayed character can be specified by setting the color to one of the 4 registers (CO0 to CO3: addresses 00E616 to 00E916) and then specifying that color register with the OSD RAM. There are 3 color outputs; R, G and B. By using a combination of these outputs, it is possible to set 8 colors. However, since only 4 color registers are available, up to 4 colors can be disabled at one time.

R, G and B outputs are set by using bits 1 to 3 in the color register. Bit 5 is used to specify whether a character output or blank output. Bits 4, 6 and 7 are used to specify character background color. Figure 8.11.12 shows the color register.




Fig. 8.11.13 Color Register i

Table 8.11.5 Display Example of Character Background Coloring (When Green Is Set for a Character and Blue Is Set for Background Color)

Borde	er sele	ction r	egiste	r	Col	or reg	ister i					
MD <sub>0</sub>	COi7	COi6	COi5	COi4	COi3	COi2	COi1	G output	B output	OUT1 output	Character output	OUT2 output
0	0	×	0 (1	1 Note 1	0	1	0	A	No output	Same output as character A	Green >  Video signal and character color (green) are not mixed.	No output (See note 2)
0	1	×	0	1	0	1	0	A	No output	Same output as character A	Green >> Video signal and character color (green) are not mixed.	Blank output
0	0	0	1	0	0	1	0	A	No output	Blank output	Green>> TV image of character background is not displayed.	No output (See note 2)
0	0	0	1	1	0	1	0	A	Background	Blank output	Blue	No output (See note 2)
1	×	×	0	1	0	1	0	A	No output	Border output (Black)	Border output> (Black)> Video signal and character color (green) are not mixed.	No output (See note 2)
1	0	0	1	0	0	1	0	A	No output	Blank output	Green  -> -> -> -> TV image of character background is not displayed.	No output (See note 2)
1	0	0	1	1	0	1	0	A	Background color – border	Blank output	Border output - Service Blue  TV image of character background is not displayed.	No output (See note 2)

Notes 1: When COi5 = "0" and COi4 = "1," there is output same as a character or border output from the OUT1 pin.

Do not set COi5 = "0" and COi4 = "0."

<sup>2:</sup> When only COi7 = "1" and COi5 = "0," there is output from pin OUT2.

<sup>3:</sup> The portion "A" in which character dots are displayed is not mixed with any TV video signal.

<sup>4:</sup> The wavy-lined arrows in the Table denote video signals.
5: i indicates 0 to 3, X indicates 0 or 1

#### 8.11.6 Border

An border of 1 clock (1 dot) equivalent size can be added to a character to be displayed in both horizontal and vertical directions. The border is output from the OUT1 pin. In this case, set bit 5 of a color register to "0" (character is output).

Border can be specified in units of block by using the border selection register (address 00E516). Figure 8.11.14 shows the border selection register. Table 8.11.6 shows the relationship between the values set in the border selection register and the character border function.




Fig. 8.11.15 Example of Border




Fig. 8.11.14 Border Selection Register

Table 8.11.6 Relationship between Set Value in Border Selection Register and Character Border Function

Border selection register MDi0	Functions Example of output		
0	Ordinary	R, G, B output	
1	Border including character	R, G, B output	

Note: i indicates 1 or 2



#### 8.11.7 Multiline Display

This microcomputer can ordinarily display 2 lines on the CRT screen by displaying 2 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD interrupts.

An OSD interrupt request occurs at the point at which that display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block.

Note: An OSD interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to display off by the display control bit of the OSD control register (address 00EA16), an OSD interrupt request does not occur (refer to Figure 8.11.16).





Fig. 8.11.16 Note on Occurence of OSD Interrupt

#### 8.11.8 OSD Output Pin Control

The OSD output pins R, G, B and OUT1 can also function as ports P52-P55. Set the corresponding bit of the port P5 direction register (address 00CB16) to "0" to specify these pins as OSD output pins, or to "1" to specify as the general-purpose port P5.

The OUT2 can also function as port P1o. Set bit 0 of the OSD port control register (address 00EC16) to "1" (output mode). After that, set bit 7 of the OSD control register to "1" to specify the pin as OSD output pin, or set it to "0" to specify as port P1o.

The input polarity of the HSYNC and VSYNC, and the output polarity of signals R, G, B, OUT1 and OUT2 can be specified with the OSD port control register (address 00EC). Set bits to "0" to specify positive polarity; set it to "1" to specify negative polarity (refer to Figure 8.11.13). The OSD port control register is shown in Figure 8.11.17.



RENESAS

Fig. 8.11.17 OSD Port Control Register

#### 8.11.9 Raster Coloring Function

An entire screen (raster) can be colored by setting CRT port control register. Since each of the R, G and B pins can be switched to raster coloring output, 8 raster colors can be obtained.

When the character color/character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/character background color, takes priority over the raster color. This ensures that character color/character background color is not mixed with the raster color.

An example of raster coloring is shown in Figure 8.11.18.




Fig. 8.11.18 Example of Raster Coloring

#### 8.12 SOFTWARE RUNAWAY DETECT FUNCTION

This microcomputer has a function to decode undefined instructions to detect a software runaway.

When an undefined op-code is input to the CPU as an instruction code during operation, the following processing is done.

- ① The CPU generates an undefined instruction decoding signal.
- 2 The device is internally reset due to the undefined instruction decoding signal.
- 3 As a result of internal reset, the same reset processing as in the case of ordinary reset operation is done, and the program restarts from the reset vector.

Note, however, that the software runaway detecting function cannot be disabled.




Fig. 8.12.1 Sequence at Detecting Software Runaway Detection

#### 8.13. RESET CIRCUIT

When the oscillation of a quartz-crystal oscillator or a ceramic resonator is stable and the power source voltage is 5 V  $\pm$  10 %, hold the RESET pin at LOW for 2 µs or more, then return to HIGH. Then, as shown in Figure 8.13.2, reset is released and the program starts from the address formed by using the content of address FFFF16 as the high-order address and the content of the address FFFE<sub>16</sub> as the low-order address. The internal states of the microcomputer at reset are shown in Figures 8.2.3 to 8.2.6.

An example of the reset circuit is shown in Figure 8.13.1.

The reset input voltage must be kept 0.6 V or less until the power source voltage surpasses 4.5 V.




Fig. 8.13.1 Example of Reset Circuit




Fig. 8.13.2 Reset Sequence

#### 8.14 CLOCK GENERATING CIRCUIT

The built-in clock generating circuit is shown in Figure 8.13.3. When the STP instruction is executed, the internal clock  $\phi$  stops at HIGH. At the same time, timers 3 and 4 are connected by hardware and "FF16" is set in timer 3 and "0716" is set in the timer 4. Select f(XIN)/16 as the timer 3 count source (set bit 0 of the timer mode register 2 to "0" before the execution of the STP instruction). Moreover, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction). The oscillator restarts when external interrupt is accepted. However, the internal clock  $\phi$  keeps its HIGH until timer 4 overflows, allowing time for oscillation stabilization when a ceramic resonator or a quartz-crystal oscillator is used.

When the WIT instruction is executed, the internal clock  $\phi$  stops in the HIGH but the oscillator continues running. This wait state is released when an interrupt is accepted (See note). Since the oscillator does not stop, the next instruction can be executed at once.

When returning from the stop or the wait state, to accept an interrupt, set the corresponding interrupt enable bit to "1" before executing the STP or the WIT instructions.

Note: In the wait mode, the following interrupts are invalid.

- VSYNC interrupt
- OSD interrupt
- Timer 2 interrupt using external clock input from TIM2 pin as count source
- Timer 3 interrupt using external clock input from TIM3 pin as count source
- Timer 4 interrupt using f(XIN)/2 as count source
- Timer 1 interrupt using f(XIN)/4096 as count source
- f(XIN)/4096 interrupt
- Multi-master I<sup>2</sup>C-BUS interface interrupt

A circuit example using a ceramic resonator (or a quartz-crystal oscillator) is shown in Figure 8.14.1. Use the circuit constants in accordance with the resonator manufacture's recommended values. A circuit example with external clock input is shown in Figure 8.14.2. Input the clock to the XIN pin, and open the XOUT pin.




Fig. 8.14.1 Ceramic Resonator Circuit Example




Fig. 8.14.2 External Clock Input Circuit Example




Fig. 8.14.3 Clock Generating Circuit Block Diagram

#### 8.15 DISPLAY OSCILLATION CIRCUIT

The OSD oscillation circuit has a built-in clock oscillation circuits, so that a clock for OSD can be obtained simply by connecting an LC, an RC, a ceramic resonator, or a quartz-crystal oscillator across the pins OSC1 and OSC2. Which of the sub-clock or the OSD oscillation circuit is selected by setting bits 0 and 1 of the OSD clock selection register (address 00ED16).




Fig. 8.15.1 Display Oscillation Circuit

#### 8.16 AUTO-CLEAR CIRCUIT

When a power source is supplied, the auto-clear function will operate by connecting the following circuit to the  $\overline{\text{RESET}}$  pin.




Fig. 8.16.1 Auto-clear Circuit Example

#### **8.17 ADDRESSING MODE**

The memory access is reinforced with 17 kinds of addressing modes. Refer to SERIES 740 <Software> User's Manual for details.

#### 8.18 MACHINE INSTRUCTIONS

There are 71 machine instructions. Refer to SERIES 740 <Soft-ware> User's Manual for details.

#### 9. TECHNICAL NOTES

- The divide ratio of the timer is 1/(n+1).
- Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. At least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- After the ADC and SBC instructions are executed (in the decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- An NOP instruction is needed immediately after the execution of a PLP instruction.
- In order to avoid noise and latch-up, connect a bypass capacitor
   (≈ 0.1μF) directly between the Vcc pin–Vss pin and the Vcc pin–
   CNVss pin, using a thick wire.
- [Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCUsl

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes. When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

#### 10. ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	Vcc	All voltages are based	-0.3 to 6	V
Vı	Input voltage	CNVss	on Vss. Output transistors are	-0.3 to 6	V
VI	Input voltage	P00-P07,P10-P17, P20-P27, P30-P34, OSC1, XIN, HSYNC, VSYNC, RESET	cut off.	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27, P30-P32, R, G, B, OUT1, D-A, XOUT, OSC2		-0.3 to Vcc + 0.3	V
Іон	Circuit current	R, G, B, OUT1, P10–P17, P20–P27, P30, P31, D-A		0 to 1 (Note 1)	mA
IOL1	Circuit current	R, G, B, OUT1, P00–P07, P10, P15–P17, P20–P23, P30–P32, D-A		0 to 2 (Note 2)	mA
IOL2	Circuit current	P11–P14		0 to 6 (Note 2)	mA
IOL3	Circuit current	P24-P27		0 to 10 (Note 3)	mA
Pd	Power dissipation		Ta = 25 °C	550	mW
Topr	Operating temperature	<b>!</b>		-10 to 70	°C
Tstg	Storage temperature			-40 to 125	°C

# 11. RECOMMENDED OPERATING CONDITIONS (Ta = -10 °C to 70 °C, Vcc = 5 V ± 10 %, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Symbol		alametei	Min.	Тур.	Max.	Offic
Vcc	Power source voltage (Note 4), Duri	ng CPU, CRT operation	4.5	5.0	5.5	V
Vss	Power source voltage		0	0	0	V
VIH1	"H" input voltage	P00-P07,P10-P17, P20-P27, P30-P34, SIN, SCLK, HSYNC, VSYNC, RESET, XIN, OSC1, TIM2, TIM3, INT1, INT2, INT3	0.8Vcc		Vcc	V
VIH2	"H" input voltage	SCL1, SCL2, SDA1, SDA2 (When using I <sup>2</sup> C-BUS)	0.7Vcc		Vcc	V
VIL1	"L" input voltage	P00-P07,P10-P17, P20-P27, P30-P34	0		0.4 Vcc	V
VIL2	"L" input voltage	SCL1, SCL2, SDA1, SDA2 (When using I <sup>2</sup> C-BUS)	0		0.3 Vcc	V
VIL3	"L" input voltage	HSYNC, VSYNC, RESET, TIM2, TIM3, INT1, INT2, INT3, XIN, OSC1, SIN, SCLK	0		0.2 Vcc	V
Іон	"H" average output current (Note 1)	R, G, B, OUT1, D-A, P10–P17, P20–P27, P30, P31			1	mA
lOL1	"L" average output current (Note 2)	R, G, B, OUT1, D-A, P00–P07, P10, P15–P17, P20–P27, P30–P32			2	mA
IOL2	"L" average output current (Note 2)	P11–P14			6	mA
IOL3	"L" average output current (Note 3)	P24-P27			10	mA
fCPU	Oscillation frequency (for CPU operation	ation) (Note 5) XIN	7.9	8.0	8.1	MHz
fCRT	Oscillation frequency (for CRT display	ay) (Note 5) OSC1	5.0		8.0	MHz
fhs1	Input frequency	TIM2, TIM3			100	kHz
fhs2	Input frequency	Sclk			1	MHz
fhs3	Input frequency	SCL1, SCL2			400	kHz

Notes 1: The total current that flows out of the IC must be 20 mA (max.).

- 2: The total input current to IC (IOL1 + IOL2) must be 30 mA or less.
- 3: The total average input current for ports P24–P27 to IC must be 20 mA or less.
- **4:** Connect 0.1 μ F or more capacitor externally across the power source pins Vcc–Vss so as to reduce power source noise. Also connect 0.1 μ F or more capacitor externally across the pins Vcc–CNVss.
- 5: Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit.



12. ELECTRIC CHARACTERISTICS (Vcc = 5 V  $\pm$  10 %, Vss = 0 V, f(XIN) = 8 MHz,  $T_a = -10$  °C to 70 °C, unless otherwise noted)

Symbol		Parameter		Toot	conditions		Limits		Unit	Test
Symbol		Faramete		1621	CONCINIONS	Min.	Тур.	Max.	Ullit	circuit
Icc	Power source curren	nt	System operation	VCC = 5.5  V, f(XIN) = 8  MHz	OSD OFF		20	40	mA	1
					OSD ON		30	60		'
			Stop mode	VCC = 5.5 V, f(X	I(N) = 0			300	μА	
Voн	"H" output voltage	tage R, G, B, OUT1, D-A, P10–P17 P20–P27, P30, P31		VCC = 4.5 V IOH = -0.5 mA		2.4			V	
VOL	"L" output voltage		UT1, D-A, P00–P07, -P17, P20–P23,	VCC = 4.5 V IOL = 0.5 mA				0.4	V	2
	"L" output voltage	P11–P14		I VCC = 4.5 V ⊢	OL = 3  mA OL = 6  mA			0.4		2
	"L" output voltage	P11–P14		VCC = 4.5 V IOL = 10.0 mA				3.0		
VT+ - VT-	Hysteresis	RESET		Vcc = 5.0 V			0.5	0.7	V	3
	Hysteresis (Note)	INT1-INT	SYNC, TIM2, TIM3, 73, SCL1, SCL2, DA2, SIN, SCLK	Vcc = 5.0 V			0.5	1.3		
lizh	"H" input leak current		P00-P07, P10-P17, P30-P37, HSYNC, VSYNC	VCC = 5.5 V VI = 5.5 V				5	μА	4
lizL	"L" input leak current		P00-P07, P10-P17, P30-P37, HSYNC, VSYNC	VCC = 5.5 V VI = 0 V				5	μА	
RBS	I <sup>2</sup> C-BUS·BUS switch (between SCL1 and			VCC = 4.5 V				130	Ω	5

Notes 1: The total current that flows out of the IC must be 20 mA or less.

<sup>2:</sup> The total input current to IC (IOL1 + IOL2) must be 30 mA or less.

<sup>3:</sup> The total average input current for ports P24–P27 to IC must be 20 mA or less.

<sup>4:</sup> Connect 0.1 μF or more capacitor externally between the power source pins Vcc–Vss so as to reduce power source noise. Also connect 0.1  $\mu\text{F}$  or more capacitor externally between the pins Vcc–CNVss.

<sup>5:</sup> Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.

<sup>6:</sup> P06, P07, P15, P23, P24 have hysteresis when used as interrupt input pins or timer input pins. P11-P14 have hysteresis when these pins are used as multimaster I<sup>2</sup>C-BUS interface ports. P20–P22 have the hysteresis when used as serial I/O pins.

<sup>7:</sup> Pin names in each parameter are described as below.

<sup>(1)</sup> Dedicated pins: dedicated pin names.

<sup>(2)</sup> Double-/triple-function ports

<sup>•</sup> Same limits: I/O port name.

<sup>•</sup> Function other than parts vary from I/O port limits: function pin name.




Fig.12.1 Measurement

#### 13. A-D COMPARISON CHARACTERISTICS

(Vcc = 5 V  $\pm$  10 %, Vss = 0 V, f(XIN) = 8 MHz, Ta = 10 °C to 70 °C, unless otherwise noted)

Cymphol	Doromotor	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Onit
_	Resolution				6	bits
_	Absolute accuracy		0	±1	±2	LSB

#### 14. D-A CONVERSION CHARACTERISTICS

(VCC = 5 V  $\pm$  10 %, VSS = 0 V, f(XIN) = 8 MHz, Ta = 10 °C to 70 °C, unless otherwise noted)

Cymbal	Doromotor	Toot conditions		Limits		Linit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Resolution				6	bits
_	Absolute accuracy				2	LSB
tsu	Setting time				3	μS
Ro	Output resistor		1	2.5	4	kΩ

Note: Only M37221EASP/FP have a built-in D-A converter.

# 15. MULTI-MASTER I<sup>2</sup>C-BUS BUS LINE CHARACTERISTICS

Cymphol	Parameter	Standard of	lock mode	High-speed	clock mode	Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μS
tHD; STA	Hold time for START condition	4.0		0.6		μS
tLOW	LOW period of SCL clock	4.7		1.3		μS
tR	Rising time of both SCL and SDA signals		1000	20+0.1Cb	300	ns
thd; dat	Data hold time	0		0	0.9	μS
tHIGH	HIGH period of SCL clock	4.0		0.6		μS
tF	Falling time of both SCL and SDA signals		300	20+0.1Cb	300	ns
tsu; dat	Data set-up time	250		100		ns
tsu; sta	Set-up time for repeated START condition	4.7		0.6		μS
tsu; sto	Set-up time for STOP condition	4.0		0.6		μS

Note: Cb = total capacitance of 1 bus line




Fig.15.1 Definition Diagram of Timing on Multi-master I<sup>2</sup>C-BUS

#### 16. PROM PROGRAMMING METHOD

The built-in PROM of the One Time PROM version (blank) and the built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37221EASP	PCA7408
M37221EAFP	PCA7439

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process nor any following processes. To ensure proper operation after programming, the procedure shown in Figure 16.1 is recommended to verify programming.





Fig. 16.1 Programming and Testing of One Time PROM Version


# 17. DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM product:

- Mask ROM Order Confirmation Form
- Mark Specification Form
- Data to be written to ROM, in EPROM form (32-pin DIP Type 27C101, three identical copies) or FDK


#### 18. ONE TIME PROM VERSION M37221EASP/FP MARKING








#### 19. APPENDIX

#### **Pin Configuration (TOP VIEW)**











#### **Memory Map**






# Memory Map of Special Function Register (SFR)

	<bi< th=""><th>t allo</th><th>ocati</th><th>on&gt;</th><th></th><th></th><th></th><th></th><th>Sta</th><th>te im</th><th>nme</th><th>diate</th><th>ely a</th><th>fter</th><th>reset</th><th>&gt;</th><th></th></bi<>	t allo	ocati	on>					Sta	te im	nme	diate	ely a	fter	reset	>	
	:·	) _							0 :	"0" i	mm	nedia	tely	afte	r res	et	
	Name :	Fu	nctio	n bit					  1 :	"1" i	mm	edia	tely	afte	r res	et	
	:	No fu	ınctio	n bit					? :	Inde	eter	mina	ate ir	nme	diate	ely	
			o thi not v							afte	r re	set					
	1:	· Fix t	o thi	s bit	to "	1"											
Addr		`	iot v			catio	on				ate	imm	edia	tely	afteı	res	et
	•	b7							b0	b7							b
	Port P0 (P0)												?				
	Port P0 direction register (D0)													16			
	Port P1 (P1)												?				
C316	<b>5</b> ( ,													)16			
-	Port P2 (P2)												?				
	Port P2 direction register (D2)													16			
	Port P3 (P3)									0	0	0	?	?	?	?	?
C7 <sub>16</sub>	Port P3 direction register (D3)												00	16			
C816													?	)			
C9 <sub>16</sub>													?				
CA16	Port P5 (P5)									0	0	?	?	?	?	?	?
	Port P5 direction register (D5)												00	16			
CC <sub>16</sub>													?	)			
CD <sub>16</sub>	Port P3 output mode control register (P3S) (Note 1)					DA2S	DA1S	P31S	P30S				00	16			
CE16	DA-H register (DA-H)												?	)			
CF <sub>16</sub>	DA-L register (DA-L)									0	0	?	?	?	?	?	?
D016	PWM0 register (PWM0)												?	)			
D116	PWM1 register (PWM1)												?	)			
D216	PWM2 register (PWM2)												?	)			
D316	PWM3 register (PWM3)												?	)			
D416	PWM4 register (PWM4)												?	)			
D516	PWM output control register 1 (PW)	PW7	PW6	PW5	PW4	PW3	PW2	PW1	PW0				00	16			
D616	PWM output control register 2 (PN)				PN4	PN3	PN2						00	16			
D716	I <sup>2</sup> C data shift register (S0)												?	)			
D816	I <sup>2</sup> C address register (S0D)	SAD6	SAD5	SAD4	SAD3	SAD2	SAD1	SAD0	RBW				00	16			
D916	I <sup>2</sup> C status register (S1)	MST	TRX	ВВ	PIN	AL	AAS	AD0	LRB	0	0	0	1	0	0	0	?
	I <sup>2</sup> C control register (S1D)	BSEL1	BSEL0	10BIT SAD	ALS	ES0	BC2	BC1	BC0				00	16			
	I <sup>2</sup> C clock control register (S2)	ACK	ACK BIT	FAST MODE		CCR3		CCR1	CCR0				00	16			
	Serial I/O mode register (SM)			SM5				SM1	-					16			
DD16	Serial I/O regsiter (SIO)												?	)			
DE16	DA1 conversion register (DA1) (Note 2)		0	DA15	DA14	DA13	DA12	DA11	DA10	0	0	?	?	?	?	?	?
DE4c	DA2 conversion register (DA2) (Note 2)					DA23				0	0	?	?	?	?	?	?

	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	: Function bit	0 : "0" immediately after rese
	· No function bit	1 : "1" immediately after reser
	: No function bit	?
	(do not write to "1")	
	1: Fix to this bit to "1" (do not write to "0")	
Address Register	Bit allocation b0	State immediately after reset b7
E0 <sub>16</sub> Horizontal register (HR)	HR5 HR4 HR3 HR2 HR1 HR0	0016
E1 <sub>16</sub> Vertical register 1 (CV1)	CV16 CV15 CV14 CV13 CV12 CV11 CV10	0 ? ? ? ? ? ? ?
E2 <sub>16</sub> Vertical register 2 (CV2)	CV26 CV25 CV24 CV23 CV22 CV21 CV20	0 ? ? ? ? ? ? ?
E3 <sub>16</sub>		?
E4 <sub>16</sub> Character size register (CS)	CS21 CS20 CS11 CS10	0 0 0 0 ? ? ? ?
E5 <sub>16</sub> Border selection register (MD)	MD20 MD10	0 0 0 0 0 7 0 ?
E6 <sub>16</sub> Color register 0 (CO0)	C007 C006 C005 C004 C003 C002 C001	0016
E7 <sub>16</sub> Color register 1 (CO1)	CO17 CO16 CO15 CO14 CO13 CO12 CO11 CO27 CO26 CO25 CO24 CO23 CO22 CO21	0016
E8 <sub>16</sub> Color register 2 (CO2) E9 <sub>16</sub> Color register 3 (CO3)	CO37 CO36 CO35 CO34 CO33 CO32 CO31	0016 0016
EA <sub>16</sub> OSD control register (CC)	CC7	0016
EB <sub>16</sub>		?
EC <sub>16</sub> OSD port control register (CRTP)	OP7 OP6 OP5 OUT1 OUT2 R/G/B VSYC HSYC	0016
ED <sub>16</sub> OSD clock selection register (CK)	0 0 0 0 0 0 CK1 CK0	0016
EE <sub>16</sub> A-D control register 1 (AD1)	ADM4 ADM2 ADM1 ADM0	0 0 0 7 0 0 0 0
EF <sub>16</sub> A-D control register 2 (AD2)	ADC5 ADC4 ADC3 ADC2 ADC1 ADC0	0016
F0 <sub>16</sub> Timer 1 (TM1)		FF <sub>16</sub>
F1 <sub>16</sub> Timer 2 (TM2)		0716
F2 <sub>16</sub> Timer 3 (TM3)		FF16
F3 <sub>16</sub> Timer 4 (TM4)	T12M4 T12M3 T12M2 T12M1 T12M0	0716
F4 <sub>16</sub> Timer 12 mode register (T12M)	T12M4 T12M3 T12M2 T12M1 T12M0  T34M5 T34M4 T34M3 T34M2 T34M1 T34M0	0016
F5 <sub>16</sub> Timer 34 mode register (T34M) F6 <sub>16</sub> PWM5 register (PWM5)	154115 154114 154115 154111 154111	0016
F6 <sub>16</sub> PWM5 register (PWM5) F7 <sub>16</sub>		?
F8 <sub>16</sub>		?
F9 <sub>16</sub> Interrupt input polarity register (RE)	0 RE5 RE4 RE3 0 0	0 0 0 0 0 0 0 ?
FA <sub>16</sub> Test register (TEST)	0016	0016
FB <sub>16</sub> CPU mode register (CPUM)	1 1 1 1 1 CM2 0 0	1 1 1 1 1 1 0 0
FC <sub>16</sub> Interrupt request register 1 (IREQ1)	IT3R IICR VSCR CRTR TM4R TM3R TM2R TM1R	0016
FD <sub>16</sub> Interrupt request register 2 (IREQ2)	0 MSR S1R 1T2R 1T1R	0016
FE <sub>16</sub> Interrupt control register 1 (ICON1)	IT3E IICE VSCECRTETM4ETM3ETM2ETM1E	0016
FF <sub>16</sub> Interrupt control register 2 (ICON2)	0 0 0 MSE 0 S1E 1T2E 1T1E	0016




# Internal State of Processor Status Register and Program Counter at Reset


	<bit allocation=""></bit>	<state after="" immediately="" reset=""></state>
	Function bit	0 : "0" immediately after reset
	: No function bit	: "1" immediately after reset     : Indeterminate immediately after reset
	(do not write to "1")  1: Fix to this bit to "1" (do not write to "0")	
Register	Bit allocation	State immediately after reset b0 b7 b0
Processor status register (PS) Program counter (PCH) Program counter (PCL)	N V T B D I Z	C ? ? ? ? ? 1 ? ?  Contents of address FFFF16  Contents of address FFFE16

#### Structure of Register


The figure of each register structure describes its functions, contents at reset, and attributes as follows:




# Addresses 00C116, 00C316, 00C516




# Address 00C7<sub>16</sub>



# Address 00CB<sub>16</sub>



# Address 00CD<sub>16</sub>




RENESAS


# Address 00D5<sub>16</sub>

b7b6 b5b4b3 b2b1b0						
07 06 030403 020100	PV	VM output control registe	er 1 (PW) [Address 00D516]			
	В	Name	Functions	After reset	R	W
		DA, PWM count source selection bit (PW0)	0 : Count source supply 1 : Count source stop	0	R	٧
		DA/PN4 selection bit (PW1)	0 : DA output 1 : PN4 output	0	R	V
		P00/PWM0 output selection bit (PW2)	0: P00 output 1: PWM0 output	0	R	W
		P01/PWM1 output selection bit (PW3)	0: P01 output 1: PWM1 output	0	R	W
		P02/PWM2 output selection bit (PW4)	0: P02 output 1: PWM2 output	0	R	W
		P03/PWM3 output selection bit (PW5)	0: P03 output 1: PWM3 output	0	R	W
		P04/PWM4 output selection bit (PW6)	0: P04 output 1: PWM4 output	0		٧
<u> </u>		P05/PWM5 output selection bit (PW7)	0: P05 output 1: PWM5 output	0	R	W


# Address 00D6<sub>16</sub>




# Address 00D7<sub>16</sub>




# Address 00D8<sub>16</sub>




#### Address 00D9<sub>16</sub>




# Address 00DA<sub>16</sub>




#### Address 00DB<sub>16</sub>




#### Address 00DC<sub>16</sub>




# Addresses 00DE<sub>16</sub> and 00DF<sub>16</sub>




# Address 00E0<sub>16</sub>




# Addresses 00E116 and 00E216




# Address 00E4<sub>16</sub>




# Address 00E5<sub>16</sub>




#### Addresses 00E616 to 00E916




#### Address 00EA<sub>16</sub>




# Addresses 00EC<sub>16</sub>




# Address 00ED<sub>16</sub>




# Addresses 00EE<sub>16</sub>



#### Address 00EF<sub>16</sub>




# Addresses 00F416




# Address 00F5<sub>16</sub>

b7b6 b5	5b4b3b2b1b0						
		Ti	mer 34 mode register (T	34M) [Address 00F516]			
		В	Name	Functions	After reset	R	M
		0	Timer 3 count source selection bit (T34M0)	0 : f(XIN)/16 1 : External clock source	0	R	W
		1	Timer 4 internal interrupt count source selection bit (T34M1)	0 : Timer 3 overflow signal 1 : f(XIN)/16	0	R	W
		2	Timer 3 count stop bit (T34M2)	0: Count start 1: Count stop	0	R	W
		3	Timer 4 count stop bit (T34M3)	0: Count start 1: Count stop	0	R	٨
	<u> </u>	4	Timer 4 count source selection bit (T34M4)	0: Internal clock source 1: f(X <sub>IN</sub> )/2	0	R	W
		5	Timer 3 external count source selection bit (T34M5)	0: TIM3 pin input 1: Hsync pin input	0	R	٧
!!		6, 7	Nothing is assigned. The	ese bits are write disable bits. ad out, the values are "0."	0	R	-


# Addresses 00F9<sub>16</sub>



#### Address 00FB<sub>16</sub>




# Addresses 00FC<sub>16</sub>




RENESAS

# Address 00FD<sub>16</sub>




#### Addresses 00FE<sub>16</sub>




# Address 00FF<sub>16</sub>

b7b6b5b4b3b2b1b0	1	terrupt control register 2 (I	CON2) [Address 00FF	ı6 <b>]</b>	
	В	Name	Functions	After reset	R W
	0	INT1 external interrupt enable bit (IT1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
1	1	INT2 external interrupt enable bit (IT2E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W
	2	Serial I/O interrupt enable bit (S1E)	0 : Interrupt disabled 1 : Interrupt enabled	0	R W
	3	Fix this bit to "0."		0	R W
	4	f(XIN)/4096 interrupt enable bit (MSE)	0 : Interrupt disabled 1 : Interrupt enabled	0	RW
	5 to 7	Fix these bits to "0."		0	R W

# Addresses 021B<sub>16</sub>



#### 20. PACKAGE OUTLINE



15°

2

Max 2.4

0.4

0.2

17.7

8.6

12.23

0.7

0.9 0.15

10°

Nom

2.0

0.3

0.15

17.5

8.4

0.8

11.93 0.5

1.765 0.75

0.5


11.43

 $\theta$ 

0°

е





# REVISION HISTORY M37221M4H/M6H/M8H/MAH–XXXSP/FP M37221EASP/FP

	Page	Description
	9	Summary
Oct 01, 2002		First edition issued

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammaple material of (iii) prevention against any maintention or misnap.

  Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001