Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS

M35061-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

M35061-XXXSP/FP is CATV screen display control IC which can display 40 (horizontal) X 17 (vertical). It has built-in SYRAM which can be used with character ROM.


It uses a silicon gate CMOS process and M35061-XXXSP housed in a small 32-pin shrink DIP package, and M35061-XXXFP housed in a small 32-pin shrink SOP package. For M35061-002SP/FP that is a standard ROM version of M35061-XXXSP/FP, the character pattern is also mentioned.

FEATURES

Consequence WAZ lines
• Screen composition
(at scrolling 40 characters X 16 lines)
• Number of characters displayed 680 (Max.)
• Character composition 12 X 13 dot matrix
Characters available character ROM 128 characters
SYRAM7 characters
Character sizes available horizontal 2 (once, twice)
vertical 2 (once, twice)
setting by every line
Display locations available
Horizontal direction
Vertical direction
Blinking character units
Cycle approximately 1 second, or approximately 0.5 seconds
(per screen)
Duty25%, 50% or 75%
(per screen)
• Data input
• Coloring Character coloring 8 colors choices per character
(Note)
Background coloring 8 colors choices per character
(Note)
Raster coloring8 colors choices per screen
Blanking Character size blanking
Border size blanking
Matrix-outline
Halftone blanking
Can be set by every line
•
General-purpose output ports Combined port output
(switching to RGB output)
RAM erase Display RAM erasing by every line
SYRAM erasing separately
Scrolling Bit by bit smooth scroll implemented by software

Note: Superimpose coloring is available. (NTSC, PAL, M-PAL)

• Composite synchronizating signal generation Built-in





(PAL, NTSC, M-PAL)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS


PIN DESCRIPTION

Symbol	Pin name	Input/Output	Function
AD0~AD7	Parallel data input	Input	These input pins determine address and data of display control register and display data memory by 8-bit parallel. Hysteresis input is required.
AC	Auto-clear input	Input	When this input pin transitions from "H" to "L", the device is reset. Built-in a pull-up resistor. Hysteresis input is required.
VDD1	Power pin	_	Digital power supply pin. This pin must be connected to +5 V.
Vss	Earthing pin	_	Ground pin. This pin must be connected to 0 V.
CVIDEO	Composite video signal output	Output	This pin outputs the composite video signal. The output signal is 2 VP-P. In superimpose mode, this pin's signal consists of the OSD signal combined with the input composite signal CVIN.
LECHA	Character level input	Input	This input pin is used for controlling the "white" character color level of the OSD signal.
LEBK	Black level input	Input	This input pin is used for controlling the "black" character color level of the OSD signal.
CVIN	Composite video signal input	Input	This pin inputs the external composite video signal. In superimpose mode, this pin's signal consists of the OSD signal combined with the external composite video signal.
HOR	Synchronous signal input	Input	This pin inputs the external composite video signal. This pin inputs the clamped external video signal, sync-sep internal.
VREF	Slice level input	Input	This input pin is used to determine the slice voltage for extracting the sync signals from the video composite signal.
LP1	Filter output 1	Output	This is filter output pin 1.
VDD2	Power pin	_	Analog power supply pin. This pin must be connected to +5 V.
LP2	Filter output 2	Output	This is filter output pin 2.
OSCOUT	fsc I/O pin for	Output	These are the sub-carrier oscillation (fsc) input pins for synchronous signal generating.
OSCIN	synchronous signal generating	Input	NTSC (3.580 MHz), PAL (4.434 MHz), M-PAL (3.576 MHz) (Note).
PHIN	PHASE control input	Input	Control the phase changing by scanning line by PAL, M-PAL method.
P0	Port output	Output	This output pin can be configured to port P0 or YM output.
P1	Port output	Output	This output pin can be configured to port P1 or BLNK output.
P2	Port output	Output	This output pin can be configured to port P2 or B output.
P3	Port output	Output	This output pin can be configured to port P3 or G output.
P4	Port output	Output	This output pin can be configured to port P4 or R output.
P5	Port output	Output	This output pin can be configured to port P5 or CSYN output.
TESTA	Test input	Input	Factory test pin. The pin must be connected to GND.
SCK	Clock input for data input	Input	This pin is enabled when the CS pin is "L". Data input to pins AD0 to AD7 is latched at the rising edge of this signal. This pin is hysteresis input.
CS	Chip select input	Input	This is chip selection input pin. When this pin is "L", transmission is enabled. This pin is hysteresis input.

Note: fsc signal inputrefer to "note on when fsc signal input".



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTRUCTION

Address 00016 to 2A716 are assigned to the display RAM, 2A816 to 2B016 are assigned to the display control registers and 30016 to 36C16 are assigned to SYRAM.

The internal circuit is reset and all display control registers (address 2A816 to 2B016) are set to "0". The memory constitution of display RAM and register is shown in Figure 1 and the memory constitution of SYRAM is shown in Figure 2.

Table 1 The memory constitution of display RAM and register

add- ress	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	SB	SG	SR	0	0	0	SYC2	SYC1	SYC0	ВВ	BG	BR	BLINK	СВ	CG	CR	0	C6	C5	C4	СЗ	C2	C1	C0
1	SY	color set	ting	0	0	0	SYR	AM se	tting	Raste	er color s	etting	BLINK	Chara	cter color	setting	0		(Chara	cter s	etting		
2A716	SB	SG	SR	0	0	0	SYC2	SYC1	SYC0	ВВ	BG	BR	BLINK	СВ	CG	CR	0	C6	C5	C4	СЗ	C2	C1	C0
2A816	ı	TEST 3	TEST 2	TEST 1	TEST 0	TEST 11	TEST 10	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
2A916	ı	-	-	BLINK 3	BLINK 2	BLINK 1	BLINK 0	HSZ 16	HSZ 15	HSZ 14	HSZ 13	HSZ 12	HSZ 11	HSZ 10	HSZ 9	HSZ 8	HSZ 7	HSZ 6	HSZ 5	HSZ 4	HSZ 3	HSZ 2	HSZ 1	HSZ 0
2AA16	ı	-	-	TEST 12	EQP	TEST 20	HIDE	VSZ 16	VSZ 15	VSZ 14	VSZ 13	VSZ 12	VSZ 11	VSZ 10	VSZ 9	VSZ 8	VSZ 7	VSZ 6	VSZ 5	VSZ 4	VSZ 3	VSZ 2	VSZ 1	VSZ 0
2AB16	ı	-	TEST 26	TEST 25	PHASE 2	PHASE 1	PHASE 0	DSP0 16	DSP0 15	DSP0 14	DSP0 13	DSP0 12	DSP0 11	DSP0 10	DSP0 09	DSP0 08	DSP0 07	DSP0 06	DSP0 05	DSP0 04	DSP0 03	DSP0 02	DSP0 01	DSP0 00
2AC16	ı	-	-	TEST 21	LINE B	LINE G	LINE R	DSP1 16	DSP1 15	DSP1 14	DSP1 13	DSP1 12	DSP1 11	DSP1 10	DSP1 09	DSP1 08	DSP1 07	DSP1 06	DSP1 05	DSP1 04	DSP1 03	DSP1 02	DSP1 01	DSP1 00
2AD16	ı	TEST 23	TEST 22	SERS 0	-	-	-	ERS 16	ERS 15	ERS 14	ERS 13	ERS 12	ERS 11	ERS 10	ERS 9	ERS 8	ERS 7	ERS 6	ERS 5	ERS 4	ERS 3	ERS 2	ERS 1	ERS 0
2AE16	_	-	_	_	_	SEND 4	SEND 3	SEND 2	SEND 1	SEND 0	SST 4	SST 3	SST 2	SST 1	SST 0	SLIN 4	SLIN 3	SLIN 2	SLIN 1	SLIN 0	SBIT 3	SBIT 2	SBIT 1	SBIT 0
2AF16	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	ALL24	SRAND 2	SRAND 1	SRAND 0	PTD 5	PTD 4	PTD 3	PTD 2	PTD 1	PTD 0	PTC 5	PTC 4	PTC 3	PTC 2	PTC 1	PTC 0
2B016	_	TEST 19	TEST 18	TEST 17	TEST 24	LEVEL 2	LEVEL 1	LEVEL 0	INT NON	PAL NTSC	MPAL	PALH	TEST 16	TEST 15	SEPV1	SEPV0	BLK	_	DSP ONV	DSP ON	_	SEL COR	SCOR	EX

 $[\]label{eq:TESTn} \mbox{TESTn } \mbox{ (n = number) is MITSUBISHI test memory. Set 0 to all bits.}$

Table 2 The memory constitution of SYRAM

add- ress	DA17 ~ DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	SYRAM code
30016	0	SYEX	S00B	S00A	S009	S008	S007	S006	S005	S004	S003	S002	S001	S000	0016
30C16		SYEX	S00B	S00A	S009	S008	S007	S006	S005	S004	S003	S002	S001	S000	0010
31016		SYEX	S01B	S01A	S019	S018	S017	S016	S015	S014	S013	S012	S011	S010	
31C16	0	: SYEX	: S01B	: S01A	: S019	: S018	S017	: S016	: S015	: S014	: S013	: S012	: S011	 S010	0116
ı	:							1							ì
35016 ≀ 35C16	0	SYEX : SYEX	S05B : S05B	S05A : S05A	S059 : S059	S058 : S058	S057 : S057	S056 : S056	S055 : S055	S054 : S054	S053 : S053	S052 : S052	S051 : S051	\$050 : \$050	0516
36016 ≀ 36C16	0	SYEX : SYEX	S06B : S06B	S06A : S06A	S069 : S069	S068 : S068	S067 : S067	S066 : S066	S065 : S065	\$064 : \$064	S063 : S063	S062 : S062	S061 : S061	\$060 : \$060	0616

^{¿ :} Name or value changes by definite ratio.



[:] The same name or value continues.

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM.

The screen constitution is shown in Figure 1.




Fig. 1 Screen constitution

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION

(1) Address 2A816

5.4	Б		Contents	5 .
DA	Register	Status	Function	Remarks
0	VP0	1	If VS is the vertical display start location,	The vertical start location is specified using the 8 bits from
1	VP1	1	$VS = H \times \left(\sum_{n=0}^{7} 2^n VP_n\right)$	VP7 to VP0. VP7 to VP0 < 1416 are not available.
2	VP2	1	H: Cycle with the horizontal synchronizing pulse	available.
3	VP3	1		
4	VP4	1		
5	VP5	1		
6	VP6	① 1		
7	VP7	0 1		
8	HP0	1	If HS is the horizontal display start location,	The horizontal start location is specified using the 9 bits from
9	HP1	0 1	$HS = T \times (\sum_{n=0}^{8} 2^{n} HPn + 9)$	HP8 to HP0. HP8 to HP0 < 1916 are not available.
Α	HP2	0 1	T: Cycle with the display clock	avaliable.
В	HP3	1	HOR	
С	HP4	1	TV screen	
D	HP5	1		
E	HP6	1	HS Character displaying area	
F	HP7	0 1		
10	HP8	1	1 bit weights 1 clock.	
11	TEST10	1	Test mode (Must be cleared to 0.)	
12	TEST11	0 1		
13	TEST0	0 1		
14	TEST1	0 1		
15	TEST2	0 1		
16	TEST3	① 1		
17		1	Must be cleared to 0.	

 $\textbf{Note} : \text{The mark} \bigcirc \text{ around the status value means the reset status by the "L" level is input to \overline{AC} pin.}$



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address 2A9₁₆

	5			Contents		
DA	Register	Status		Function		Remarks
0	HSZ0	1	HSZx	Horizontal direction character	size	Set to line 0 of display RAM
1	HSZ1	1	0	1T/dot		Set to line 1 of display RAM
2	HSZ2	1	1	2T/dot		Set to line 2 of display RAM
3	HSZ3	① 1		T: Display	y clock	Set to line 3 of display RAM
4	HSZ4	0 1				Set to line 4 of display RAM
5	HSZ5	0				Set to line 5 of display RAM
6	HSZ6	0 1				Set to line 6 of display RAM
7	HSZ7	0 1				Set to line 7 of display RAM
8	HSZ8	0 1				Set to line 8 of display RAM
9	HSZ9	0 1				Set to line 9 of display RAM
Α	HSZ10	0 1				Set to line 10 of display RAM
В	HSZ11	0 1				Set to line 11 of display RAM
С	HSZ12	0 1				Set to line 12 of display RAM
D	HSZ13	0 1				Set to line 13 of display RAM
E	HSZ14	① 1				Set to line 14 of display RAM
F	HSZ15	① 1				Set to line 15 of display RAM
10	HSZ16	0 1				Set to line 16 of display RAM
11	BLINK0	1	BLINK1	0	1	Blinking duty ratio can be altered.
12	BLINK1	① 1	0	-	y 25% y 75%	
13	BLINK2	① 1	Cycle approxima Cycle approxima			Blinking cycle can be altered.
		0	Normal blinking			Character is in flashing state.
14	BLINK3	1	Normal characte	r, reversed character alternation	n display.	Character is always displayed (normal character, reversed character).
15	_	1	Must be cleared	to 0.		
16	_	1				
17	_	1				



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address 2AA₁₆

	5			Contents	
DA	Register	Status		Function	Remarks
0	VSZ0	1	VSZx	Vertical direction character size	Set to line 0 of display RAM
1	VSZ1	0	0	1H/dot	Set to line 1 of display RAM
2	VSZ2	1	1	2H/dot	Set to line 2 of display RAM
3	VSZ3	1		H: Horizontal synchronous pulse	Set to line 3 of display RAM
4	VSZ4	1			Set to line 4 of display RAM
5	VSZ5	1			Set to line 5 of display RAM
6	VSZ6	1			Set to line 6 of display RAM
7	VSZ7	1			Set to line 7 of display RAM
8	VSZ8	1			Set to line 8 of display RAM
9	VSZ9	0 1			Set to line 9 of display RAM
А	VSZ10	0 1			Set to line 10 of display RAM
В	VSZ11	0 1			Set to line 11 of display RAM
С	VSZ12	0 1			Set to line 12 of display RAM
D	VSZ13	0 1			Set to line 13 of display RAM
Е	VSZ14	0 1			Set to line 14 of display RAM
F	VSZ15	0 1			Set to line 15 of display RAM
10	VSZ16	0 1			Set to line 16 of display RAM
11	HIDE	0 1	SYRAM writting	over over or character erasing	Decided by register LINER, G and B or DAC bit (SYEX) of SYRAM.
12	TEST20	0 1	Test mode (Must	t be cleared to 0.)	
13	EQP	1	It does not include It includes equiva	de equivalent pulse. alent pulse.	
14	TEST12	1	Test mode (Must	t be cleared to 0.)	
15	_	1	Must be cleared	to 0.	
16	_	1			
17		0			



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address 2AB₁₆

DA	Danistan			Contents			Damada
DA	Register	Status		Functio	n		Remarks
0	DSP0 00	1	DSP0XX	0	1		Set to line 0 of display RAM
1	DSP0 01	0 1	DSP1XX 0	Character	Border		Set to line 1 of display RAM
2	DSP0 02	0 1	1	Matrix-outline	Halftone		Set to line 2 of display RAM
3	DSP0 03	0			(Note) dress 2AB16) and D	SP1XX	Set to line 3 of display RAM
4	DSP0 04	0 1	(address 2AC ₁₆). At internal synchr	onous mode (EX	= 1), display monito		Set to line 4 of display RAM
5	DSP0 05	0 1	area is all blankin	g signal (BLINK of	ліриі) агеа.		Set to line 5 of display RAM
6	DSP0 06	0			cessary to input the ne CVIN pin, and e		Set to line 6 of display RAM
7	DSP0 07	0 1			tor in series. Howe le only with super		Set to line 7 of display RAM
8	DSP0 08	1					Set to line 8 of display RAM
9	DSP0 09	0 1					Set to line 9 of display RAM
Α	DSP0 10	0 1					Set to line 10 of display RAM
В	DSP0 11	0 1					Set to line 11 of display RAM
С	DSP0 12	1					Set to line 12 of display RAM
D	DSP0 13	1					Set to line 13 of display RAM
E	DSP0 14	0 1					Set to line 14 of display RAM
F	DSP0 15	0 1					Set to line 15 of display RAM
10	DSP0 16	1					Set to line 16 of display RAM
11	PHASE 0	1	0 0 0	SELCOR: Black	Black	<	Raster color setting.
12	PHASE 1	0 1	0 1	1 Red 0 Green 1 Yellow 0 Blue	Red-: Green- Yellov Gray	–2 N	
13	PHASE 2	0 1	1 0	1 Magenta Cyan White		–2 1	Refer Fig 3, 4 about phase angle.
14	TEST25	0 1	Test mode (Must	be cleared to 0.)			3 - ,
15	TEST26	0 1					
16	_	0	Must be cleared to	o 0.			
17	_	0 1					



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address 2AC₁₆

DA	Register			Contents			Remarks
	1109.0101	Status		Functio	n 		
0	DSP1 00	1	DSP0XX DSP1XX	0	1		Set to line 0 of display RAM
1	DSP1 01	0 1	0	Character	Border		Set to line 1 of display RAM
2	DSP1 02	1	1	Matrix-outline	Halftone		Set to line 2 of display RAM
3	DSP1 03	0 1	Set by combination	on of DSP0xx (add	(Note) dress 2AB16) and [OSP1XX	Set to line 3 of display RAM
4	DSP1 04	0 1	(address 2AC ₁₆). At internal synchrarea is all blankin		= 1), display monit	or signal	Set to line 4 of display RAM
5	DSP1 05	0	area is all blarikiri	g signal (BENN of	ліриі) агеа.		Set to line 5 of display RAM
6	DSP1 06	0	composite	video signal to th	cessary to input the CVIN pin, and	externally	Set to line 6 of display RAM
7	DSP1 07	0 1			tor in series. How le only with supe		Set to line 7 of display RAM
8	DSP1 08	0 1	212-111-121				Set to line 8 of display RAM
9	DSP1 09	0 1					Set to line 9 of display RAM
Α	DSP1 10	0 1					Set to line 10 of display RAM
В	DSP1 11	0 1					Set to line 11 of display RAM
С	DSP1 12	0					Set to line 12 of display RAM
D	DSP1 13	0 1					Set to line 13 of display RAM
E	DSP1 14	0 1					Set to line 14 of display RAM
F	DSP1 15	0					Set to line 15 of display RAM
10	DSP1 16	0					Set to line 16 of display RAM
11	LINER	0 1	LINE LINE LINE B G F		Color =0 SELCO Blac		SYRAM color setting. Color is decided by DAC bit (SYEX) of SYRAM or HIDE
12	LINEG	0 1	0 1	1 Red 0 Green 1 Yellow		ı–2 W	register.
13	LINEB	0 1	1 0) Cyan	Gray a Yellow Cyar Whit	<i>i</i> –2	Refer Fig. 3, 4 about phase angle.
14	TEST21	<u> </u>	Test mode (Must	•			3 3, 4444, 444 3
15	_	0 1					
16	_	0 1	Must be cleared to	o 0.			
17	_	0 1					



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address 2AD₁₆

				Contents	
DA	Register	Status		Function	Remarks
0	ERS0	0	Erase display RA		Set to line 0 of display RAM
1	ERS1	0	ERSx 0	RAM erase do not erase	Set to line 1 of display RAM
2	ERS2	0		do erase ore than 2 bits at the same time.	Set to line 2 of display RAM
3	ERS3	0	The setting is not Therefore, it is no	retained even if the bit is set to "1". of necessary to cancel it.	Set to line 3 of display RAM
4	ERS4	0 1			Set to line 4 of display RAM
5	ERS5	0 1			Set to line 5 of display RAM
6	ERS6	0 1			Set to line 6 of display RAM
7	ERS7	1			Set to line 7 of display RAM
8	ERS8	1			Set to line 8 of display RAM
9	ERS9	1			Set to line 9 of display RAM
А	ERS10	① 1			Set to line 10 of display RAM
В	ERS11	① 1			Set to line 11 of display RAM
С	ERS12	1			Set to line 12 of display RAM
D	ERS13	1			Set to line 13 of display RAM
Е	ERS14	1			Set to line 14 of display RAM
F	ERS15	1			Set to line 15 of display RAM
10	ERS16	1			Set to line 16 of display RAM
11	_	① 1			
12	_	1	Must be cleared	to 0.	
13	_	1			
14	SERS0	1	do not erase SYF erase SYRAM	RAM	Set to SYRAM code 0016 to 0616 (Note)
15	TEST22	1	Test mode (Must	be cleared to 0.)	
16	TEST23	1			
17	_	0 1	Must be cleared	to 0.	

Note: The setting is not retained even if the bit is set to "1". Therefore, it is not necessary to cancel it.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address 2AE₁₆

D.*	D		Contents	D I
DA	Register	Status	Function	Remarks
0	SBIT0	1	Set display start bit of scroll block:	Setting valid SA = 0 to 12
1	SBIT1	1	$SA = \sum_{n=0}^{3} 2^n \text{ (SBITn)}$	invalid SA = 13 to 15
2	SBIT2	0 1		
3	SBIT3	0 1		
4	SLIN0	1	Set display start line of scroll block:	Setting valid SB = 0 to 16
5	SLIN1	1	$SB = \sum_{n=0}^{4} 2^{n} (SLIN_n)$	invalid SB = 17 to 31
6	SLIN2	0 1		
7	SLIN3	1		
8	SLIN4	1		
9	SST0	1	Set start line of scroll block (last line number of the fixed block 1):	Setting valid SC = 0 to 15
Α	SST1	1	$SC = \sum_{n=0}^{4} 2^{n} (SSTn)$	invalid SC = 16 to 31
В	SST2	1		
С	SST3	1		
D	SST4	1		
E	SEND0	1	Set start line of fixed block 2 (last line number of the scroll block):	When the scrolling on setting valid SD = 2 to 17
F	SEND1	1	$SD = \sum_{n=0}^{4} 2^{n} (SENDn)$	invalid SD = 18 to 31 When the scrolling off set SD = 0
10	SEND2	1	n=0	
11	SEND3	1		SD > SC + 2
12	SEND4	1		
13	_	1	Must be cleared to 0.	
14	_	1		
15	_	1		
16	_	1		
17	_	1		

Note: When the scrolling on, set the ratio which will be SC < SB < SD.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address 2AF₁₆

DΛ	Dogistor		Contents	Pomorko
DA	Register	Status	Function	Remarks
0	PTC0	0	Port P0 output	- Select P0 pin
U	F 100	1	YM output	Select F0 pill
1	PTC1	0	Port P1 output	Select P1 pin
'	1 101	1	BLNK output	Select 1 pill
2	PTC2	0	Port P2 output	Select P2 pin
	1 102	1	B output	Geleat 1 2 pm
3	PTC3	0	Port P3 output	- Select P3 pin
		1	G output	остория
4	PTC4	0	Port P4 output	Select P4 pin
		1	R output	
5	PTC5	0	Port P5 output	Select P5 pin
		(0)	CSYN output	
6	PTD0		When port output: 0 output, when YM output: negative polarity.	Select data of P0 pin
		0	When port output: 1 output, when YM output: polarity. When port output: 0 output, when BLNK output: negative polarity.	
7	PTD1	1	When port output: 1 output, when BLNK output: negative polarity.	Select data of P1 pin
		0	When port output: 0 output, when B output: negative polarity.	
8	PTD2	1	When port output: 1 output, when B output: polarity.	Select data of P2 pin
		0	When port output: 0 output, when G output: negative polarity.	
9	PTD3	1	When port output: 1 output, when G output: polarity.	Select data of P3 pin
		0	When port output: 0 output, when R output: negative polarity.	
Α	PTD4	1	When port output: 1 output, when R output: polarity.	Select data of P4 pin
		0	When port output: 0 output, when CSYN output: negative polarity.	
В	PTD5	1	When port output: 1 output, when CSYN output: polarity.	Select data of P5 pin
0	ODANDO	0	SRAND SRAND SRAND2	Condition of border display is
С	SRAND0	1	1 0 0 1	changeable.
D	SRAND1	0	0 0 Complete border = 1 dot Right and dot border = 1 dot 0 1 Complete border = 2 dot Right and dot border = 2 dot	
U	SKANDT	1	1 0 Complete border = 3 dot Right and dot border = 3 dot	
Е	SRAND2	0	1 1 Complete border = 4 dot Right and dot border = 4 dot	
_	0104152	1	Vertical direction is 1 dot only.	
		0	Blanking with all 40 characters in matrix-outline mode	Horizontal display range can be altered when all characters are in
F	ALL24			matrix-outline size.
'	ALLZ4	1	Horizontal display period fully blanked with all characters in	At external synchronous, set to 0. Operation of character code FF16
			matrix-outline size.	becomes ineffective.
10	PC0	0	Display frequency f⊤ control	PC7 to PC0 < 3616,
	. 00	1		PC7 to PC0 > C616 is not available.
11	PC1	0	$fT = fH \times \left\{ \sum_{n=0}^{7} (2^n PC_n) + 512 \right\}$	
	_	1	n=0	
12	PC2	0		
		1		
13	PC3	0		
		0		
14	PC4	1		
		0		
15	PC5	1		
		0		
16	PC6	1		
		0		
17	PC7	1		

Note: At EX (address 2B016) = "0" (external synchronous), setting "1" of ALL24 register is not available. Refer Fig. 2 about PTC0 to 5, PTD0 to 5.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address 2B016

D.4	D i atau		Contents			Down all a		
DA	Register	Status		ļ	Function		Remarks	
0	EX	0	External synchronizati	ion			(Note 1)	
	E^	1	Internal synchronization	on				
1	SCOR	0	Superimpose black ar	nd whi	te display		Valid at only register "EX"=0 (at exter-	
'	SCOR	1	Superimpose coloring	displa	ay		nal synchronous) (Note 2, 3 and 4)	
2	SELCOR	0	Normal				Refer to Table 3, 4, 7 and 8.	
	SELCOR	1	Mode of expansion					
3		0	Must be cleared to 0.					
3		1						
4	DSPON	0	Digital output display	OFF				
4	DSFON	1	Digital output display	ON				
5	DSPONV	0	Composite video outp	ut disp	olay OFF			
5	DSPONV	1	Composite video outp	ut disp	olay ON			
6		0	Must be cleared to 0.					
		1						
7	BLK	0	Matrix outline				Only at register "DSP1xx"	
'	DLK	1	Matrix outline + borde	r (bor	der color is black)		= 1 (xx = 00 to 16) is valid.	
		0					Method of sync separation from composite video.	
8	SEPV0				te Sync Spearation Fu			
		1			med during 1 in vertical med during 2 in vertical			
		0			med during 3 in vertical		3	
9	SEPV1		1 1 Setting disabled			Case 1 condition: vertical sync must repeat 2X		
		1					within 2 or 3; indicates this area.	
A	TEST15	0	Test mode (Must be c	leared	l to 0.)			
A	123113	1						
В	TEST16	0						
	123110	1						
С	PALH	0	Interlace/noninterlace				Valid at only PAL and MPAL	
	FALIT	1	Interlace/noninterlace	expar	nsion mode		mode.	
D	MPAL	0	PAL/NTSC MPA	,L	Format			
	IVIFAL	1	0 0		NTSC M-PAL	-		
E	PAL/NTSC	0	1 0		PAL	1		
	FAL/INTSC	1	1 1		Setting disabled]		
F	INT/NON	0	Interlace					
Г	IIN I/INOIN	1	Noninterlace					

Notes 1: For internal synchronization, shut out (mute) the external video signal input, outside the IC. This avoids external video signal leaks inside the IC.



For superimposed color displays, input an fsc signal which is synchronized with the color burst of the composite video signal (input to the CVIN pin) to the OSCIN pin.
 When EX (address 2B016) = "1" (internal synchronization), set the SCOR register to "0".
 When using a crystal oscillator (for the fsc input) between the OSCIN and OSCOUT pin, set the SCOR register to "0".

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address 2B016 (cont.)

Β.	D interes		Contents	Devede
DA	DA Register		Function	Remarks
10	LEVEL0	0	Composite video generation is off.	Refer to Table 5 and 6.
10	LEVELU	1	Composite video generation is on.	
11	LEVEL1	0	Display clock is on (oscillating).	
11		1	Display clock is off (not oscillating).	
12	LEVEL2	0	Sync separation is disabled.	
12	LLVLLZ	1	Sync separation is enabled.	
13	TEST24	0	Test mode (Must be cleared to 0.)	
10	123124	1		
14	TEST17	0		
	120117	1		
15	TEST18	0		
10	120110	1		
16	TEST19	0		
.0	123113	1		
17		0	Must be cleared to 0.	
1.7		1		

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTER CONSTRUCTION COMPOSITION

Table 3 Color and phase of NTSC, PAL (SELCOR = 0)

PHASE2 PHASE1 PHASE0		Phase (rad)		Color	
LIŃEB	LIŃEG	LINER	NTSC	PAL	Coloi
0	0	0	_	_	Black
0	0	1	7 /16	± 7 /16	Red
0	1	0	27 /16	∓5 /16	Green
0	1	1	/16	± /16	Yellow
1	0	0	17 /16	∓15 /16	Blue
1	0	1	11 /16	± 11 /16	Magenta
1	1	0	23 /16	∓9/16	Cyan
1	1	1	_	_	White

Table 4 Color and phase of NTSC, PAL (SELCOR = 1)

PHASE2	PHASE1	PHASE0	Phase (rad)		Color
LIŃEB	LINEG	LINER	NTSC	PAL	Color
0	0	0			Black
0	0	1	7 /16	± 7 /16	Red-2
0	1	0	27 /16	∓ 5 /16	Green-2
0	1	1	/16	± /16	Yellow
1	0	0			Gray
1	0	1	/16	± /16	Yellow-2
1	1	0	23 /16	∓ 9 /16	Cyan
1	1	1	_	_	White




Fig. 2 Switching port output with R, G and B output

Table 5 Setting condition at LEVEL 0, 1 and 2

	At display clock operates	At display clock stops
LEVEL1	0	1
DSPON	1	0
DSPONV	1	0
CS pin	L	Н

No character display at display clock

Table 6 Setting condition at LEVEL 0, 1 and 2 (at operation)

	Operation state	Stop state
LEVEL0	1	0
LEVEL1	0	1
LEVEL2	1	0

Table 7 Video signal level (SELCOR = 0)

Color name	Phase	Luminance level (V)			Chroma amplitude (vs. color burst)			
Color name	NTSC	PAL	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync	_		1.3	1.5	1.7	_	_	_
Pedestal	_		1.9	2.1	2.3	_	_	_
Color Burst	0	±4 /16	1.9	2.1	2.3	_	1.0	_
Black	_		2.1	2.3	2.5	_	_	_
Red	7 /16 ± 2 /16	± 7 /16 ± 2 /16	2.3	2.5	2.7	1.5	3.0	4.5
Green	27 /16 ± 2 /16	\mp 5 /16 \pm 2 /16	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	/16 ± 2 /16	± /16 ± 2 /16	3.1	3.3	3.5	1.0	2.0	3.0
Blue	17 /16 ± 2 /16	\mp 15 /16 \pm 2 /16	2.0	2.2	2.4	1.0	2.0	3.0
Mazenta	11 /16 ± 2 /16	\pm 11 /16 \pm 2 /16	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	23 /16 ± 2 /16	\mp 9 /16 \pm 2 /16	2.9	3.1	3.3	1.5	3.0	4.5
White	_	<u> </u>	3.1	3.3	3.5	_	_	_

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Table 8 Video signal level (SELCOR = 1)

Color name	Phase	Luminance level (V)			Chroma amplitude (vs. color burst)			
Color name	NTSC	PAL	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync	_	_	1.3	1.5	1.7	_	_	_
Pedestal	_	_	1.9	2.1	2.3	_	_	_
Color Burst	0	±4 /16	1.9	2.1	2.3	_	1.0	_
Black	_	_	2.1	2.3	2.5	_	_	_
Red-2	7 /16 ± 2 /16	± 7 /16 ± 2 /16	2.6	2.8	3.0	1.5	2.0	3.0
Green-2	27 /16 ± 2 /16	∓ 5 /16 ± 2 /16	3.1	3.3	3.5	0.5	1.0	1.5
Yellow	/16 ± 2 /16	± /16 ± 2 /16	3.1	3.3	3.5	1.0	2.0	3.0
Gray	_	_	2.8	3.0	3.2	_	_	_
Yellow-2	/16 ± 2 /16	± /16 ± 2 /16	3.2	3.4	3.6	0.4	0.8	1.2
Cyan	23 /16 ± 2 /16	∓ 9 /16 ± 2 /16	2.9	3.1	3.3	1.5	3.0	4.5
White	_	_	3.1	3.3	3.5	_	_	_

DISPLAY FORMS

1. Blanking mode

Display forms are shown in Table 9, display forms at each display mode are shown in Fig. 3.

Table 9 Display forms

Display mode	DSP1 XX (Address 2AC16)	DSP0 xx (Address 2AB16)	BLNK output
Character	0	0	Character size
Border	0	1	Border size
Matrix-outline	1	0	All blanking
Halftone	1	1	Blanking OFF




Fig. 3 Display forms at each display mode

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

For matrix and halftone, a character's number of dots in the horizontal direction increases to 14.

Figure 4 shows a display example for a case where adjacent characters have different background colors and for character code FF16.




Fig. 4 Number of dots in the horizontal direction at matrix-outline or halftone

2. Border mode

In border mode, characters are displayed with borders. (Refer to Table 9.) In matrix and halftone modes also, characters are displayed with borders if the BLK register (address 2B016) is set to 1. Table 10 lists the types of borders.

Table 10 Bordering

SRAND1, 0 SRAND2 (Address 2AF16)	00	01	10	11
0	The zero → dot 1 dot in horizontal direction	2 dots in horizontal direction	3 dots in horizontal direction	4 dots in horizontal direction
1	1 dot in horizontal direction	2 dots in horizontal direction	3 dots in horizontal direction	4 dots in horizontal direction

Horizontal direction bordering is only 1 dot. When the character extends to the top line of the matrix, no border is left at the top, and when the character extends to the bottom (12th) line of the matrix, no border is left at the bottom.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

3. Setting matrix outline

The ALL24 register (address 2AF16) allows you to set a matrix out-line. A matrix outline can be set for each line by using the DSP1XX register (address 2AC16).

However, this setting is inhibited if the EX register (address 2B016) is 0 (external sync). An example of how you set a matrix outline is shown in Figure 5.




Fig. 5 Setting example all matrix-outline area

4. Blinking mode

Two patterns blinking by register BLINK3 (address 2A916) or BLINK bit of display RAM.

Blinking mode is shown in Table 11 (SYRAM do not blink).

Use registers BLINK0, 1, and 2 (address 2A916) to set the duty ratio and period that determines the blinking time. Tables 12 and 13 list the relationship between the register settings and the duty ratio and pe-riod.

Table 11 Blinking mode

BLINK3	Blinking mode	at blinking OFF
0	Blinking	Normal
1	Normal character, reversed character alternation display	Reverse

Table 12 Setting of duty ratio

BLINK0 BLINK1	0	1
0	Blink OFF	Duty 25%
1	Duty 50%	Duty 75%

Table 13 Setting of cycle

BLINK2	Cycle
0	Approximately 1 second (Vertical sync divided into 1/64)
1	Approximately 0.5 second (Vertical sync divided into 1/32)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

5. Scroll display mode

The scroll display mode is entered by setting registers SBIT0 to 3 (SA), SLIN0 to 4 (SB), SST0 to 4 (SC), and SEND0 to 4 (SD) (all at address 2AE16). (Scroll is turned off when SD = 0.)

The screen is scrolled in the range from the (SC)'th line to the (SD-1)'th line, and sections above and below this range are fixed. The beginning line and beginning dot of scroll are the (SA)'th dot

on the (SB)'th line.

The screen can be scrolled up or down by successively incrementing or decrementing SA and SB.

Figure 6 shows examples of how the display is scrolled. The scroll range in these examples contains 12 lines (second to the 13th lines). However, the screen can display only 11 lines at a time, and the re-maining one line is handled as a dummy line and not displayed.




Fig. 6 Scrolling example



6. Character font

(1) Character ROM

Images are composed on a 12 X 13 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF16 is fixed as blank, without a background.




Fig. 7 Character construction




Fig. 8 Example for displaying a continuous pattern

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) SYRAM

You can set characters for 7 letters per screen (SYRAM code 0016 to 0616). Figure 9 shows an example of how to set. Use display RAM's SYC2 to 0 (0016 to 0616) to specify SYRAM. Note that SYRAM code 0716 is fixed to a blank, so you cannot set a character font to this code.

If you do not put SYRAM and a character together, use code 0716.




Fig. 9 Setting example of SYRAM



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Compounding character ROM and SYRAM

You can compound characters in character ROM with SYRAM. The compounding method is determined by the SYEX color expansion bit and the HIDE register (address 2AA16).

For dot lines where SYEX = 0, the SYRAM color is set by the display RAM's SR, SG, and SB irrespective of the HIDE register's content.

If the HIDE register's content is 0, the SYRAM color for dot lines where SYEX = 1 is set by the LINER, LINEG, and LINEB registers (address 2AC16).

If the HIDE register's content is 1, the character ROM part of the dot lines where SYEX = 1 is overwritten in HIDE mode with colors set by the LINER, LINEG, and LINEB registers irrespective of the ROM's content and color. The color of the SYRAM part is set by the display RAM's SR, SG, and SB as in the case of dot lines where SYEX = 0.

Figure 10 shows an example for each instance of compounding.




Fig. 10 Compounding example

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

EXAMPLE FOR DATA INPUT

Use an 8-bit parallel X 3 serial input to set data in the display RAM, display control register, and SYRAM. Table 14 lists an example of how data is set.

Table 14 Data setting

DA	0	0	0	2000	S010		S3E0	0	8	8		00	VP0	HSZ 0	VSZ 0	000	DSP 100	o ERS	SBIT	DTG 0	EX
A	-	0	0	S001	S011		S3E1	0	δ	ပ		5	VP1	HSZ 1	VSZ 1	DSP 001	DSP 101	L ERS	SBIT 1	PTC -	0
DA	2	0	0	S002	S012		S3E2	0	CZ	CZ		C2	VP2	HSZ 2	VSZ 2	DSP 002	DSP 102	ERS 2	SBIT 2	PTC 2	SEL
DA	3	0	0	S003	S013	_	S3E3	0	င္ပ	င္ပ	~	C3	VP3	HSZ 3	VSZ 3	DSP 003	DSP 103	ERS 3	SBIT 3	PTC 3	0
DA	4	1	0	S004	S014		S3E4	0	2	2		C4	VP4	HSZ 4	VSZ 4	DSP 004	DSP 104	ERS 4	SLIN	PTC 4	1
DA	2	1	0	S005	S015		S3E5	0	C5	C5		C5	VP5	HSZ 5	2S/	DSP 005	DSP 105	ERS 5	SLIN 1	PTC 5	-
DA	9	0	0	900S	S016		S3E6	0	90	90		90	VP6	HSZ 6	9 RSZ	DSP 006	DSP 106	ERS 6	SLIN 2	윤	0
DA	7	_	0	2008	S017		S3E7	0	0	0		0	VP7	HSZ 7	ZS/	DSP 007	DSP 107	ERS 7	SLIN 3	면 1	BLK
DA	8	0	0	S008	S018		S3E8	0	CR	CR		CR	HP0	HSZ 8	VSZ 8	DSP 008	DSP 108	ERS 8	SLIN 4	PTD 2	SEPV SEPV 1 0
DA	6	7	0	600S	S019		S3E9	0	99	99		CG	HP1	HSZ 9	VSZ 9	DSP 009	DSP 109	eRS 9	SST 0	E ε	SEPV 1
DA	⋖	0	0	S00A	S01A		S3EA	0	CB	CB		CB	HP2	HSZ 10	VSZ 10	DSP 010	DSP 110	HS 10	SST 1	Ε 4	0
DA	В	0	0	800B	S01B	_	S3EB	0	BLINK	BLINK	~	BLINK	НРЗ	HSZ 11	VSZ 11	DSP 011	BS E	HS2	SST 2	PTD 5	0
ΔA	ပ	0	0	SYEX	SYEX		SYEX	0	BR	BR		BR	HP4	HSZ 12	VSZ 12	DSP 012	DSP 112	ERS 12	SST 3	SRAND	0
В	Δ	0	0	0	0		0	0	BG	BG		BG	HP5	HSZ 13	VSZ 13	DSP 013	DSP 113	ERS 13	SST 4	SRAND SRAND	0
DA	Ш	0	0	0	0		0	0	BB	BB		BB	HP6	HSZ 14	VSZ 14	DSP 014	DSP 114	RS 4	o SEND		0
ΔA	ட	0	0	0	0		0	0	SYC 0	SYC 0		SYC 0	HP7	HSZ 15	VSZ 15	DSP 015	DSP 115	ERS 15	SEND 1	ALL24	-
DA	10	0	-	0	0		0	0	SYC 1	SYC 1		SYC 1	HP8	HSZ 16	VSZ 16	DSP 016	DSP 116	ERS 16	SEND 2	PC0	-
PA	7	0	0	0	0		0	0	SYC 2	SYC 2		SYC 2	0	o RIM	HIDE	PHASE PHASE	뿔~	0	SEND 3	PC1	0
DA	12	0	-	0	0		0	0	0	0		0	0	BLINK BLINK BLINK 3 2 1 0	0	PHASE	٣٥	0	SEND SENDS 4 3	PC2	-
DA	13	0	0	0	0	_	0	0	0	0	~	0	0	P. R.	EQP	PHASE 2	B	0	0	PG	0
DA	4	0	0	0	0		0	0	0	0		0	0	BEIN 3	0	0	0	SERS 0	0	PC4	0
DA	15	0	0	0	0		0	0	SR	SR		SR	0	0	0	0	0	0	0	PC5	0
DA	16	0	0	0	0		0	0	SG	SG		SG	0	0	0	0	0	0	0	PC6	0
DA	17	0	0	0	0		0	0	SB	SB		SB	0	0	0	0	0	0	0	PC7	0
nts	Remarks	Address setting	Display OFF	Set addresses	30016 to 36C16			Set address	Set registers	address display RAM			Set registers	address 2A816 to 2AF16							Display ON
Contents	Address/data	Address (2B016)	Data (2B016)	Data (30016)	Data (30116)	~	Data (36C16)	Address (00016)	Data (00016)	Data (00116)	~	Data (2A716)	Data (2A816)	Data (2A916)	Data (2AA16)	Data (2AB16)	Data (2AC16)	Data (2AD16)	Data (2AE16)	Data (2AF16)	Data (28016)
2	O	1	2	3	4	~	93	94	92	96	~	773	774	775	9//	777	778	622	780	781	782



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) The address consists of 8 bits X 3.
- (2) The data consists of 8 bits X 3.
- (3) The 8 bits X 3 in the SCK after the $\overline{\text{CS}}$ signal has fallen are the address, and for succeeding input data, the address is incremented every 24 bits (8 bits X 3). Refer to Fig.12 about detail for address increment.





Fig. 11 Serial input timing

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



When entering data, note that although addresses are incremented every data entry (8 bits X 3), if an address value falls in the unused address area, it is automatically converted to the address value indicated by the arrow. When entering SYRAM data, for example, you can set this data simply by setting address 30016 first and then entering data 30016 to 30C16 (SYRAM code 0016) and next data 31016 to 31C16 (SYRAM code 0116). The same applies for SYRAM code 0216 to 0616. However, set CS to H after setting SYRAM code 0616 (36016 to 36C16).

Fig. 12 Address construction



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Notes on others

1. At system start-up

At system start-up, always set the \overline{AC} pin to low level before setting registers.

2. Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

3. At power on

When power to the M35061-XXXSP/FP is activated, characters are sometimes output without defining the internal display RAM, composite RAM and register. Also, immediately after power is turned on, up until the oscillator circuit stabilizes, data is sometimes not set correctly in the register. Therefore, use the following start-up procedure.

- (a) Activate power. $(\overline{AC} \text{ pin} = \text{``L''})$
- (b) Engage auto clear. $(\overline{AC} \text{ pin} = \text{"H"})$
- (c) Disable data input for a 200 m sec (time enough to allow the internal oscillator circuit to stabilize).
- (d) Set register LEVEL n.
- (e) Set register PAL/NTSC.
- (f) Set register PC n.
- (g) Disable data input for a 20 m sec (time enough to allow the internal oscillator circuit to stabilize).
- (h) Set other registers.
- (i) Set the SYRAM.
- (j) Set the internal display RAM.
- (k) Turn registers DSPON and DSPONV on.

4. When resuming internal oscillation from the off state

The internal oscillator circuit stops oscillating when register LEVEL 1 = 1, DSPON = 0, DSPONV = 0 and \overline{CS} pin = "H".

When resuming internal oscillation from the off state, up until the oscillator circuit stabilizes, data is sometimes not set correctly in the register. Therefore, start oscillation as follows.

- (a) \overline{CS} pin = "H" (Oscillation off)
- (b) CS pin ="L" (Oscillation start)
- (c) Wait for a 20 m sec (time enough to allow the internal oscillator circuit to stabilize).
- (d) Set register LEVEL 1 = 0.
- (e) Set other registers, SYRAM and internal display RAM.
- (f) Turn registers DSPON and DSPONV on.

5. Other notes on oscillation

Make note of the fact that the internal oscillator circuit cannot stabilize in the below situations.

- (a) When the external composite video signal is discontinuous (when changing channels, etc.)
- (b) When register PC n setting is changed
- (c) When register LEVEL n setting is changed

Before changing settings, turn registers DSPON and DSPONV off. Also, disable data input for 20 m sec after making settings.

6. When no external composite video signal is input

Without a signal, characters cannot be displayed by external synchronization. Therefore, switch to internal synchronization.

7. When signal level of the external composite video signal is extremely poor

With a weak electric field, character display is uncontrollable by external synchronization. Therefore, switch to internal synchronization.

8. When a crystal oscillator is used as the IC's fsc input

It is possible to connect a crystal oscillator between OSCIN and OSCOUT to input the subcarrier frequency (fsc) signal to the OSCIN pin. Talk with the manufacturer of the crystal oscillator you want to use about matching it to this IC.

However, when using a crystal oscillator, it is not possible to superimpose colors. Therefore, set the SCOR register (address 2B016 in DAI register) to "0".

Crystal oscillator frequency

NTSC system : 3.580 MHz PAL system : 4.434 MHz M-PAL system : 3.576 MHz



9. Notes on superimposed colors

(1) Register setting

The below table gives register settings for superimposed colors.

Broad- casting method	PAL/NTSC	MPAL	EX	SCOR	PHIN pin
NTSC	0	0	0	1	Connect to GND
PAL	1	0	0	1	Input control signal. Refer to (2)
M-PAL	0	1	0	1	Input control signal. Refer to (2)

(2) Signal input to PHIN (23-pin) pin

It is necessary to input a control signal for alternating color burst phase (CB1/CB2) every other scanning line. The signal is input into the PHIN (23-pin) pin.

The below figure shows timing for the signal input to the PHIN (23-pin) pin.




Fig. 13 Bector phase of PAL, M-PAL method




Fig. 14 Signal input timing for PHIN (23-pin) pin



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

10. Notes on fsc signal input

(1) This IC amplifies the subcarrier frequency (fsc) signal (NTSC system: 3.580 MHz, PAL system: 4.434 MHz, M-PAL system: 3.576 MHz) input to the OSCIN pin and generates the composite video signal internally.

The amplified fsc signal can be destabilized in the following cases.

(a) When the fsc signal is outside of recommended operating conditions

- (b) When the waveform of the fsc signal is distorted
- (c) When DC level in the fsc waveform fluctuates

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

(2) When switching to internal synchronization from external synchronization (fsc signal is OFF), start fsc signal input 20 m sec or more before the internal oscillator circuit stabilizes.



M35061-XXXSP/FP PERIPHERAL CIRCUIT (For external fsc input)




Fig.15 M35061-XXXSP/FP example of peripheral circuit



M35061-XXXSP/FP PERIPHERAL CIRCUIT (When using a crystal oscillator)




Fig.16 M35061-XXXSP/FP example of peripheral circuit

TIMING REQUIREMENTS (Ta = -20° C to $+70^{\circ}$ C, VDD = 5.00 ± 0.25 V unless otherwise noted)

DATA INPUT

O. waland	Demonstration.	Limits		1.1-2	
Symbol	Paramenter	Min.	Тур.	Max.	Unit
tW (SCK)	SCK width	200	_	_	ns
tsu (CS)	CS setup time	200	_	_	ns
th (CS)	CS hold time	2	_	_	ms
tsu (AD)	AD setup time	200	_	_	ns
th (AD)	AD hold time	200	_	_	ns
th (SCK)	1 word hold time	2	_	_	ms




Fig. 17 Serial input timing requirements

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS (VDD = 5.00V, Ta = -20°C to +70°C unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	- 0.3 to 6.0	V
VI	Input voltage		Vss - 0.3 < Vi < VDD + 0.3	V
Vo	Output voltage		Vss < Vo < Vdd	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		- 20 to 70	°C
Tstg	Storage temperature		– 40 to 125	°C

RECOMMENDED OPERATIONAL CONDITIONS (VDD = 5.00 V, Ta = $-20 ^{\circ}\text{C}$ to $+70 ^{\circ}\text{C}$ unless otherwise noted)

Courada a l	Parameter		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
VDD	Supply voltage	4.75	5.00	5.25	V	
VIH	"H" level input voltage AC, CS, SCK, AD0 to AD7	0.8 X VDD	VDD	VDD	V	
VIL	"L" level input voltage AC, CS, SCK, AD0 to AD7	0	0	0.2 X VDD	V	
VCVIN	Composite video input voltage CVIN	_	2 VP-P	_	V	
Voscin	Input voltage OSCIN	0.3 VP-P	_	4.0 VP-P	V	
foscin	Oscillation frequency for synchronous signal (Duty 40~60%)	_	3.580 4.434 3.576	_	MHz	

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions		Unit		
		rest conditions	Min.	Тур.	Max.	Offic
VDD	Supply voltage	Ta = -20°C to +70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD = 5.00 V	_	25	50	mV
Voн	"H" level output voltage P0 to P5	VDD = 4.75, $IOH = -0.2$ mA	3.75	_	_	V
VOL	"L" level output voltage P0 to P5	VDD = 4.75, IOL = 0.2 mA	_	_	0.4	V
Rı	Pull-up resistance AC	VDD = 5.00 V	10	30	100	kΩ

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5.00 V, Ta = -20°C to $+70^{\circ}\text{C}$)

Cymbal	Dorometer	Test conditions		Unit		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Offic
VIN-CU	Composite video signal input clamp voltage	Sync-chip voltage	_	1.5	_	V

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to AC pin

The internal circuit of M35061-XXXSP/FP is reset when the level of the auto clear input pin \overline{AC} is "L".

This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 18.

After supplying the power (VDD and Vss) to M35061-XXXSP/FP, the tW time must be reserved for 1 ms or more.

Before starting input from the microcomputer, the waiting time (tS) must be reserved for 200 ms after the supply voltage to the \overline{AC} pin becomes 0.8 X VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin

The power need to supply to VDD1 and VDD2 at a time, though it
is separated perfectly between the VDD1 as the digital line and
the VDD2 as the analog line.




Fig. 18 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor (0.1 μ F) directly between the VDD1 pin and Vss pin, and the VDD2 pin and Vss pin using a heavy wire.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35061-XXXSP/FP mask ROM order confirmation form
- (2) 32P2W-A, 32P4B mask specification form
- (3) ROM data (EPROM 3 sets)
- (4) Floppy disks containing the character font generating program +character data



STANDARD ROM TYPE: M35061-002SP/FP

M35061-002SP/FP is a standard ROM type of M35061-XXXSP/FP.

Character patterns are fixed to the contents of Figure 19 to 20.




Fig. 19 M35061-002SP/FP Character patterns (1)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS






Fig. 20 M35061-002SP/FP Character patterns (2)

PACKAGE OUTLINE





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility of any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes, including the Mitsubishi Semiconductor home page (http://www.mitsubishicips.com).

 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility of any damage, liability or other loss resulting from the information can information and products. Mitsubishi Electric Corporation assumes no responsibility of any damage, liabil

- destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



REVISION DESCRIPTION LIST

M35061-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev.
1.0	First Edition	9804
1.1	 Deletes some Japanese font and create pdf file (some pages) P37, P38 and P39 MARK SPECIFICATION FORM and PACKAGE OUTLINE are added 	0007
1.2	Delete MARK SPECIFICATION FORM	8000
1.3	P35 Fig 19 M35061-002SP/FP character patterns(1) Address 0016, 0116 3E16, 3F16 are added P36 Fig 20 M35061-002SP/FP character patterns(2) Address 4016, 4116 7E16, 7F16 are added	0110