Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35047-XXXSP/FP is a character pattern display control IC can display on the CRT display the liquid crystal display and the plasma display. It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35047-XXXSP) or a 20-pin shrink SOP package (M35047-XXXFP).

For M35047-002SP/FP that is a standard ROM version of M35047-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES

Screen composition	24 characters X 12 lines
Number of characters displayed	288 (Max.)
Character composition	
Characters available ROM	A character:255 characters
	1 character:8 characters
Character sizes available	4 (vertical) X 4 (horizontal)
Display locations available	
Horizontal direction	
Vertical direction	2047 locations
Blinking	
Cycle : division of vertical synchroniz	
Duty : 25%, 50%, or 75%	eation digital into 02 of 01
• Data input By the I ² 0	C BLIS social input function
	5-505 Senai Input function
 Coloring for ROM character 	
Character color	8 colors (Character unit)
Background coloring	8 colors (Character unit)
Border (shadow) coloring	8 colors (unit of screen /
	character unit)
Raster coloring	8 colors (unit of screen)

- Coloring for RAM character.....8 colors (dot by dot)
- Blanking for RAM character

Blanking for ROM character

Character size blanking Matrix-outline blanking All blanking (all raster area)

Character size blanking Border size blanking Matrix-outline blanking All blanking (all raster area)

- Output ports
 - 4 shared output ports (toggled between RGB output)
 - 4 dedicated output ports
- Display RAM erase function
- Display input frequency range Fosc = 20.0MHz to 100.0MHz
- Horizontal synchronous input frequency

......H.sync = 15 kHz to 130 kHz

 \bullet Display oscillation stop function

APPLICATION

CRT display, Liquid crystal display, Plasma display


PIN CONFIGURATION (TOP VIEW) CPOUT ← 1 VDD2 2 Vss2 19 ← VERT $\overline{AC} \rightarrow \boxed{3}$ 18 ← HOR TEST → 4 17 → P5/B $SCL \rightarrow \boxed{5}$ 16 → P4 $SDA \leftrightarrow \boxed{6}$ 15 → P3/G $TCK \rightarrow \boxed{7}$ 14 → P2 8 VDD1 13 → P1/R P6 ← 9 $12 \rightarrow P0/BLNK0$ P7 ← 10 Vss1 **Outline 20P4B** CPOUT ← 1 V_{DD2} 2 19← VERT Vss2 $\overline{AC} \rightarrow \boxed{3}$ <u>18</u>← HOR TEST \rightarrow $\boxed{4}$ 17 → P5/B $SCL \rightarrow \boxed{5}$ 16 → P4 SDA ↔ 6 15 → P3/G $TCK \rightarrow \boxed{7}$ 14 → P2 VDD1 8 13 → P1/R P6 ← 9 12 → P0/BLNK0 P7 ← 10 11 Vss1 **Outline 20P2Q-A**

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Pin Number	Symbol	Pin name	Input/ Output	Function
1	CPOUT	Filter output	Output	Filter output. Connect loop filter to this pin.
2	VSS2	Earthing pin	_	Connect to GND.
3	ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
4	TEST	Test input	Input	Test pin. Connect to +5V.
5	SCL	Clock input	Input	SDA pin serial data is taken in when SCL rises. Hysteresis input.
6	SDA	Data I/O	I/O	This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal. Hysteresis input. Nch opendrain output.
7	тск	External clock	Input	This is the pin for external clock input.
8	VDD1	Power pin	-	Please connect to +5V with the power pin.
9	P6	Port P6 output	Output	This is the output port.
10	P7	Port P7 output	Output	This is the output port.
11	Vss1	Earthing pin	-	Please connect to GND using circuit earthing pin.
12	P0/BLNK0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK0 signal output.
13	P1/R	Port P1 output	Output	This pin can be toggled between port pin output and R signal output.
14	P2	Port P2 output	Output	This is the output port.
15	P3/G	Port P3 output	Output	This pin can be toggled between port pin output and G signal output.
16	P4	Port P4 output	Output	This is the output port.
17	P5/B	Port P5 output	Output	This pin can be toggled between port pin output and B signal output.
18	HOR	Horizontal synchro- nous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.
19	VERT	Vertical synchro- nous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.
20	VDD2	Power pin	-	Please connect to +5V with the power pin.





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12916 are assigned to the display control registers and address 20016 to 2F116 are assigned to the RAM characters. The internal circuit is reset and all display control registers (address 12016 to 12916) are set to "0" when the \overline{AC} pin level is "L". And

then, RAM is not erased and be undefinited. For detail, see "DATA INPUT EXAMPLE". Memory constitution is shown in Figure 1 to 9.

Addresses	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
00016	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
00116	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
			ackgrou	nd	Blink- ing	Chai	acter co	olor			C	Characte	r code			
11E16	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
11F16	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
12016	0	SPACE2	SPACE1	SPACE0	TEST10	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
12116	0	EXCK1	EXCK0	RSEL1	RSEL0	DIVS2	DIVS1	DIVS0	PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
12216	0	TEST17	TEST16	TEST15	TEST14	TEST13	TEST12	TEST11	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0
12316	0	TEST3	TEST2	TEST1	TEST0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
12416	0	TEST20	RBLK0	TEST19	TEST18	VP10	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
12516	0	TEST23	TEST22	TEST21	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
12616	0	TEST24	VSZ1H1	VSZ1H0	VSZ1L1	VSZ1L0	V1SZ1	V1SZ0	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
12716	0	TEST25	VSZ2H1	VSZ2H0	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10
12816	0	TEST29	HSZ21	HSZ20	HSZ11	HSZ10	BETA14	TEST28	TEST27	TEST26	FB	FG	FR	RB	RG	RR
12916	0	TEST30	BLINK2	BLINK1	BLINK0	DSPON	STOP	RAMERS	SYAD	BLK1	BLK0	POLH	POLV	VMASK	B/F	BCOL

Fig.1 Memory constitution (Display RAM, Display Control register)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
20016	0	BS	GS	RS	FR000B	FR000A	FR0009	FR0008	FR0007	FR0009	FR0005	FR0004	FR0003	FR0002	FR0001	FR0000
20116	0	BS	GS	RS	FR001B	FR001A	FR0019	FR0018	FR0017	FR0019	FR0015	FR0014	FR0013	FR0012	FR0011	FR0010
20216	0	BS	GS	RS	FR002B	FR002A	FR0029	FR0028	FR0027	FR0026	FR0025	FR0024	FR0023	FR0022	FR0021	FR0020
20316	0	BS	GS	RS	FR003B	FR003A	FR0039	FR0038	FR0037	FR0036	FR0035	FR0034	FR0033	FR0032	FR0031	FR0030
20416	0	BS	GS	RS	FR004B	FR004A	FR0049	FR0048	FR0047	FR0046	FR0045	FR0044	FR0043			FR0040
20516	0	BS	GS	RS	FR005B		FR0059	FR0058	FR0057	FR0056	FR0055	FR0054	FR0053		FR0051	FR0050
20616	0	BS	GS	RS	FR006B	FR006A	FR0069	FR0068	FR0067	FR0066	FR0065	FR0064	FR0063	FR0062	FR0061	FR0060
20716	0	BS	GS	RS	FR007B	FR007A	FR0079	FR0078	FR0007	FR0076	FR0075	FR0074	FR0073		FR0071	FR0070
20716	0															
		BS	GS	RS	FR008B	FR008A	FR0089	FR0088	FR0087	FR0086	FR0085	FR0084	FR0083	FR0082	FR0081	FR0080
20916	0	BS	GS	RS	FR009B	FR009A	FR0099	FR0098	FR0097	FR0096	FR0095	FR0094	FR0093	FR0092	FR0091	FR0090
20A16	0	BS	GS	RS	FR00AB	FR00AA	FR00A9	FR00A8	FR00A7	FR00A6	FR00A5	FR00A4	FR00A3	FR00A2	FR00A1	FR00A0
20B16	0	BS	GS	RS	FR00BB	FR00BA	FR00B9	FR00B8	FR00B7	FR00B6	FR00B5	FR00B4	FR00B3	FR00B2	FR00B1	FR00B0
20C16	0	BS	GS	RS	FR00CB	FR00CA	FR00C9	FR00C8	FR00C7	FR00C6	FR00C5	FR00C4	FR00C3	FR00C2	FR00C1	FR00C0
20D16	0	BS	GS	RS	FR00DB	FR00DA	FR00D9	FR00D8	FR00D7	FR00D6	FR00D5	FR00D4	FR00D3	FR00D2	FR00D1	FR00D0
20E16	0	BS	GS	RS	FR00EB	FR00EA	FR00E9	FR00E8	FR00E7	FR00E6	FR00E5	FR00E4	FR00E3	FR00E2	FR00E1	FR00E0
20F16	0	BS	GS	RS	FR00FB	FR00FA	FR00F9	FR00F8	FR00F7	FR00F6	FR00F5	FR00F4	FR00F3	FR00F2	FR00F1	FR00F0
21016	0	BS	GS	RS	FR010B	FR010A	FR0109	FR0108	FR0107	FR0106	FR0105	FR0104	FR0103	FR0102	FR0101	FR0100
21116	0	BS	GS	RS	FR011B	FR011A	FR0119	FR0118	FR0117	FR0116	FR0115	FR0114	FR0113	FR0112	FR0111	FR0110
21216 21F16							С	an not	be use	d						

Fig.2 Memory constitution (RAM character 0)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
22016	0	BS	GS	RS	FR100B	FR100A	FR1009	FR1008	FR1007	FR1006	FR1005	FR1004	FR1003	FR1002	FR1001	FR1000
22116 : : : : : : : : : : : : : : : : : :							RAN	/l chara	cter 1 c	lata						
23116	0	BS	GS	RS	FR111B	FR111A	FR1119	FR1118	FR1117	FR1116	FR1115	FR1114	FR1113	FR1112	FR1111	FR1110
23216 23F16							С	an not	be used	d						

Fig.3 Memory constitution (RAM character 1)



Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
24016	0	BS	GS	RS	FR200B	FR200A	FR2009	FR2008	FR2007	FR2006	FR2005	FR2004	FR2003	FR2002	FR2001	FR2000
24116 : : : : : : : : : : : : : : : : : :							RAN	∕l chara	cter 2 c	lata						
25116	0	BS	GS	RS	FR211B	FR211A	FR2119	FR2118	FR2117	FR2116	FR2115	FR2114	FR2113	FR2112	FR2111	FR2110
25216 : : : : : : : : : : : : : : : : : : :							C	an not	be use	d						

Fig.4 Memory constitution (RAM character 2)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
26016	0	BS	GS	RS	FR300B	FR300A	FR3009	FR3008	FR3007	FR3006	FR3005	FR3004	FR3003	FR3002	FR3001	FR3000
261 ₁₆ 270 ₁₆							RAN	/I chara	cter 3 c	lata						
27116	0	BS	GS	RS	FR311B	FR311A	FR3119	FR3118	FR3117	FR3116	FR3115	FR3114	FR3113	FR3112	FR3111	FR3110
27216 : : : : : : : : : : : : : : : :							С	an not	be used	d						

Fig.5 Memory constitution (RAM character 3)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
28016	0	BS	GS	RS	FR400B	FR400A	FR4009	FR4008	FR4007	FR4006	FR4005	FR4004	FR4003	FR4002	FR4001	FR4000
28116 29016							RAN	/I chara	cter 4 c	lata						
29116	0	BS	GS	RS	FR411B	FR411A	FR4119	FR4118	FR4117	FR4116	FR4115	FR4114	FR4113	FR4112	FR4111	FR4510
29216 29F16							С	an not	be used	d						

Fig.6 Memory constitution (RAM character 4)



Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	D00
2A016	0	BS	GS	RS	FR500B	FR500A	FR5009	FR5008	FR5007	FR5006	FR5005	FR5004	FR5003	FR5002	FR5001	FR5000
2A116 : : : : : : : : : : : : : : : : : :							RAN	∕l chara	cter 5 d	lata						
2B116	0	BS	GS	RS	FR511B	FR511A	FR5119	FR5118	FR5117	FR5116	FR5115	FR5114	FR5113	FR5112	FR5111	FR5110
2B216 : : : : : : : : : : : : : : : : : : :							C	an not	be use	d						

Fig.7 Memory constitution (RAM character 5)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
2C016	0	BS	GS	RS	FR600B	FR600A	FR6009	FR6008	FR6007	FR6006	FR6005	FR6004	FR6003	FR6002	FR6001	FR6000
2C1 ₁₆ ::							RAN	1 chara	cter 6 c	lata						
2D116	0	BS	GS	RS	FR611B	FR611A	FR6119	FR6118	FR6117	FR6116	FR6115	FR6114	FR6113	FR6112	FR6111	FR6110
2D216 2DF16							С	an not	be used	d						

Fig.8 Memory constitution (RAM character 6)

Address	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
2E016	0	BS	GS	RS	FR700B	FR700A	FR7009	FR7008	FR7007	FR7006	FR7005	FR7004	FR7003	FR7002	FR7001	FR7000
2E116 : : : : : : : : : :							RAN	/I chara	cter 7 d	ata						
2F116	0	BS	GS	RS	FR711B	FR711A	FR7119	FR7118	FR7117	FR7116	FR7115	FR7114	FR7113	FR7112	FR7111	FR7110

Fig.9 Memory constitution (RAM character 7)

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM . The screen constitution is shown in Figure 10.

Row Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B16	01C16	01D16	01E16	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04B16	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07316	07416	07516	07616	07716
6	07816	07916	07A16	07B16	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08B16	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	0B616	0B716	0B816	0B916	0BA16	0BB16	0BC16	0BD16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	0DE16	0DF16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	0F116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	0FF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B16	10C16	10D16	10E16	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B ₁₆	11C ₁₆	11D16	11E ₁₆	11F16

 $[\]ensuremath{\bigstar}$ The hexadecimal numbers in the boxes show the display RAM address.

Fig.10 Screen constitution

RAM Character CONSTITUTION

The dot lines and dot rows of the character RAM are determined from each address and bit of the character RAM . The RAM character constitution is shown in Figure 11.

Dot Dot	1	2	3	4	5	6	7	8	9	10	11	12
1	FRn00B	FRn00A	FRn009	FRn008	FRn007	FRn006	FRn005	FRn004	FRn003	FRn002	FRn001	FRn000
2	FRn01B	FRn01A	FR _n 019	FRn018	FR _n 017	FRn016	FRn015	FRn014	FRn013	FRn012	FR _n 011	FR _n 010
3	FRn02B	FRn02A	FRn029	FRn028	FRn027	FRn026	FRn025	FRn024	FRn023	FRn022	FRn021	FRn020
4	FRn03B	FRn03A	FRn039	FRn038	FRn037	FRn036	FRn035	FRn034	FRn033	FRn032	FRn031	FRn030
5	FRn04B	FRn04A	FRn049	FRn048	FRn047	FRn046	FRn045	FRn044	FRn043	FRn042	FRn041	FRn040
6	FRn05B	FRn05A	FRn059	FRn058	FRn057	FRn056	FRn055	FRn054	FRn053	FRn052	FRn051	FRn050
7	FRn06B	FRn06A	FRn069	FRn068	FRn067	FRn066	FRn065	FRn064	FRn063	FRn062	FRn061	FRn060
8	FRn07B	FRn07A	FRn079	FRn078	FR _n 077	FRn076	FRn075	FRn074	FRn073	FRn072	FRn071	FR _n 070
9	FRn08B	FRn08A	FRn089	FRn088	FRn087	FRn086	FRn085	FRn084	FRn083	FRn082	FRn081	FRn080
10	FRn09B	FRn09A	FRn099	FRn098	FRn097	FRn096	FRn095	FRn094	FRn093	FRn092	FRn091	FRn090
11	FRn0AB	FRn0AA	FRn0A9	FRn0A8	FRn0A7	FRn0A6	FRn0A5	FRn0A4	FRn0A3	FRn0A2	FRn0A1	FRn0A0
12	FRn0BB	FRn0BA	FRn0B9	FRn0B8	FRn0B7	FRn0B6	FRn0B5	FRn0B4	FRn0B3	FRn0B2	FRn0B1	FRn0B0
13	FRn0CB	FRn0CA	FRn0C9	FRn0C8	FRn0C7	FRn0C6	FRn0C5	FRn0C4	FRn0C3	FRn0C2	FRn0C1	FRn0C0
14	FRn0DB	FRn0DA	FRn0D9	FRn0D8	FRn0D7	FRn0D6	FRn0D5	FRn0D4	FRn0D3	FRn0D2	FRn0D1	FRn0D0
15	FRn0EB	FRn0EA	FRn0E9	FRn0E8	FRn0E7	FRn0E6	FRn0E5	FRn0E4	FRn0E3	FRn0E2	FRn0E1	FRn0E0
16	FRn0FB	FRn0FA	FRn0F9	FRn0F8	FRn0F7	FRn0F6	FRn0F5	FRn0F4	FRn0F3	FRn0F2	FRn0F1	FRn0F0
17	FR _n 10B	FR _n 10A	FR _n 109	FR _n 108	FR _n 107	FR _n 106	FR _n 105	FR _n 104	FRn103	FR _n 102	FR _n 101	FR _n 100
18	FR _n 11B	FR _n 11A	FR _n 119	FR _n 118	FR _n 117	FR _n 116	FR _n 115	FR _n 114	FR _n 113	FR _n 112	FR _n 111	FR _n 110

* The number in the boxes show the bit address of the RAM character :n. ("n" is RAM number : 0 to 7)

Fig.11 RAM charcter consititution

Note. When the RAM character is used, it is necessary to clear all areas of the RAM character first.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY RAM

Address 00016 to 11F16

	D		Contents	
DA	Register	Status	Function	Remarks
		0	Cat the displayed DOM shows to use de	Cot display shows the
0	C0	1	Set the displayed ROM character code.	Set display character
		0	*RAM character is selected using the 8 bits from C7 to C0.	
1	C1	1	When C7 to C0=(111111102) is set. And, RAM character code	
		0	is set to R, G and B.	
2	C2	1	B G R RAM character code	
		0	0 0 0 RAM character 0	
3	C3	1	0 0 1 RAM character 1 0 1 0 RAM character 2	
		0	0 1 1 RAM character 3 1 0 0 RAM character 4	
4	C4	1	1 0 1 RAM character 5	
		0	1 1 0 RAM character 6 1 1 1 RAM character 7	
5	C5	1	The state of the s	
		0		
6	C6	1		
		0		
7	C7	1		
8	R	0	B G R Color	Set character color (character unit)
		1	0 0 0 Black 0 0 1 Red	* When set C7 to C0= (111111102), can
		0	0 1 0 Green	be set RAM character code.
9	G	1	0 1 1 Yellow 1 0 0 Blue	
		0	1 0 1 Magenta	
А	В	1	1 1 0 Cyan 1 1 1 White	
		0	Do not blink.	Set blinking
В	BLINK	1	Blinking	See register BLINK2 to BLINK0 (address12916)
	85	0	BB BG BR Color	Set character background color.
С	BR	1	0 0 0 Black 0 0 1 Red	(character unit) *When set C7 to C0=(111111102)
_		0	0 1 0 Green	and register RBLK0 (address 12416)= "1", set coloring
D	BG	1	0 1 1 Yellow 1 0 0 Blue	prohibition color.
		0	1 0 1 Magenta	Moreover, when the blink is set, the parts other than the color set by this
E	BB	1	1 1 0 Cyan 1 1 1 White	register are blinks. See DISPLAY FORM 2.
		'		SEE DISPLAT FURIVI Z.

Note. The display RAM is undefined state at the $\overline{\rm AC}$ pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION

(1) Address 120₁₆

(1) Address			Contents	
DA	Register	Status		Remarks
		0	Function	
0	DIV0	1	Set division value (multiply value) of horizontal oscillation frequency.	Set display frequency by division value (multiply value) setting. For details, see REGISTER
1	DIV1	0	$N1 = \sum_{n=0}^{10} (DIVn \times 2^n)$	SUPPLEMENTARY DESCRIPTION (1).
2	DIV2	0	N1 : division value (multiply value)	Also, set the display frequency range by registers DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1(address 12116) in accordance with the display frequency.
3	DIV3	1		Any of this settings above is required only when EXCK1 = 0, EXCK0 = 1 and
4	DIV4	1		EXCK1 = 1, EXCK0 = 1.
5	DIV5	1		
6	DIV6	1		
7	DIV7	1		
8	DIV8	1		
9	DIV9	1		
А	DIV10	0		
В	TEST10	0	It should be fixed to "0". Can not be used.	
С	SPACE0	① 1	SPACE Number of Lines and Space 2 1 0 <(S) represents space>	Leave one line worth of space in the vertical direction. For example, 6 (S) 6 indicates two sets
D	SPACE1	1	0 0 0 12 0 0 1 1 (S) 10 (S) 1 0 1 0 2 (S) 8 (S) 2 0 1 1 3 (S) 6 (S) 3	of 6 lines with a line of spaces between lines 6 and 7. A line is 18 X N horizontal scan lines. N is determined by the character size in
E	SPACE2	1	1 0 0 4 (S) 4 (S) 4 1 0 1 5 (S) 2 (S) 5 1 1 0 6 (S) 6 1 1 1 6 (S)(S) 6 (S) represents one line worth of space	the vertical direction



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address 121₁₆

D.4	Desirio		Contents	
DA	Register	Status	Function	Remarks
0	PTC0	0	P0 output (port P0).	P0 pin output control.
0	1 100	1	BLNK0 output.	To piri output control.
1	PTC1	0	P1 output (port P1).	P1 pin output control.
		1	R signal output.	,,
2	PTC2	0	P2 output (port P2).	P2 pin output control.
		1	Can not be used.	
3	PTC3	0	P3 output (port P3).	P3 pin output control.
		1	G signal output.	
4	PTC4	0	P4 output (port P4).	P4 pin output control.
·		1	Can not be used.	' '
5	PTC5	0	P5 output (port P5).	P5 pin output control.
		1	B signal output.	r o pin ou par oom on
6	PTC6	0	P6 output (port P6).	P6 pin output control.
		1	Can not be used.	
7	PTC7	0	P7 output (port P7).	P7 pin output control.
		1	Can not be used.	
8	DIVS0	0	For setting, see REGISTER SUPPLEMENTARY DESCRIPTION (2).	Set display frequency range.
		1		
9	DIVS1	1		
		0		
Α	DIVS2	1		
		0		
В	RSEL0	1		
С	RSEL1	0		
	NOLLI	1		
D	EXCK0	0	EXCK1 EXCK0 Display clock input	Display clock setting See REGISTER SUPPLEMENTARY
		1	0 0 External synchronous (external clock) 0 1 Internal synchronous	DESCRIPTION (1)
E	EXCK1	1	1 0 Do not set 1 1 External synchronous (internal clock)	
		'		



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address 122₁₆

DA	Register	Ctatus	Contents Function	Remarks
		Status	"L" output or negative polarity output (BLNK0 output).	
0	PTD0	1	"H" output or positive polarity output (BLNK0 output).	P0 pin data control.
		0	"L" output or negative polarity output (R signal output).	
1	PTD1	1	"H" output or positive polarity output (R signal output).	P1 pin data control.
2	PTD2	0	"L" output.	D2 nin data central
2	1102	1	"H" output.	P2 pin data control.
3	PTD3	0	"L" output or negative polarity output (G signal output).	P3 pin data control.
	1 120	1	"H" output or positive polarity output (G signal output).	1 3 piii data control.
4	PTD4	0	"L" output.	D4 nin data control
7	1104	1	"H" output.	P4 pin data control.
5	PTD5	0	"L" output or negative polarity output (B signal output).	P5 pin data control.
		1	"H" output or positive polarity output (B signal output).	1 o piir data control.
6	PTD6	0	"L" output.	P6 pin data control.
	1 100	1	"H" output.	Fo pin data control.
7	PTD7	0	"L" output.	P7 pin data control.
,	1157	1	"H" output.	17 pin data control.
8	TEST11	0	Can not be used.	
	120111	1	It should be fixed to "1".	
9	TEST12	0	It should be fixed to "0".	
	120112	1	Can not be used.	
A	TEST13	0	It should be fixed to "0".	
	120113	1	Can not be used.	
В	TEST14	0	It should be fixed to "0".	
		1	Can not be used.	
С	TEST15	0	It should be fixed to "0".	
	120110	1	Can not be used.	
D	TEST16	0	It should be fixed to "0".	
		1	Can not be used.	
E	TEST17	0	It should be fixed to "0".	
		1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address 123₁₆

DA	D		Contents	
DA	Register	Status	Function	Remarks
0	HP0	0	If LIC is the herizontal display start leasting	Horizontal display start location is speci-
Ü		1	If HS is the horizontal display start location,	fied using the 11 bits from HP10 to HP0. HP10 to HP0 = (000000000002) and
		0	$HS = T \times (\sum_{n=0}^{10} 2^n NP_n + m)$	(000001001112) setting is forbidden.
1	HP1	1	T: Period of display frequency	
2	HP2	0	2007 settings are possible.	
_		1	m : offset value differ for the setting of the register EXCK0 and EXCK1. It shown below.	
_	LIDO	0		
3	HP3	1	EXCK1 0 0 1 1 EXCK0 0 1 0 1	
	HP4	0	m 13 13 Do not set 19	
4	ПР4	1		
	HP5	0	HOR	HS*(shown left) shows horizontal display start location this is register B/F
5	1113	1		(address 12916) = "0" is set.
6	HP6	0		
6	0 1170	1		
7	HP7	0	HS* Display area	
•		1	>	
8	HP8	0		
0	1110	1		
9	HP9	0		
9	10	1		
Δ.	HP10	0		
Α	111 10	1		
В	TEST0	0	It should be fixed to "0".	
ט		1	Can not be used.	
С	TEST1	0	It should be fixed to "0".	
		1	Can not be used.	
D	TEST2	0	It should be fixed to "0".	
		1	Can not be used.	
	TEST3	0	It should be fixed to "0".	
Е	15013	1	Can not be used.	

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address 124₁₆

DA	Denister		Contents	
DA	Register	Status	Function	Remarks
0	VP0	0	If VS is the vertical display start location,	The vertical start location is specified
		1	$VS = H \times \sum_{n=0}^{10} 2^{n} VPn$	using the 11 bits from VP10 to VP0. VP10 to VP0 = (00000000002) setting
1	VP1	1	T: Cycle with the horizonal synchronizing pulse 2047 settings are possible.	is forbidden.
2	VP2	0	HOR	
		0		HS*(shown left) shows horizontal display start location this is register B/F
3	VP3	1		(address 12916) = "0" is set.
4	VP4	0	\$\tag{\psi} \tag{\psi} \vs	
'	VI 4	1		
5	VP5	0	HS* Display area	
3	VFS	1		
6	VP6	0		
		1		
7	VP7	1		
		0		
8	VP8	1		
	\/D0	0		
9	VP9	1		
А	VP10	0		
		1		
В	TEST18	0	It should be fixed to "0".	
		1	Can not be used.	
С	TEST19	0	It should be fixed to "0".	
		1	Can not be used.	
D	RBLK0	0	Matrix-outline size.	Sets the blanking mode of RAM character.
		1	Charcter size. (Note 2)	See DISPLAY FORM 2.
E	TEST20	0	It should be fixed to "0".	
		1	Can not be used.	

Note1. The mark \bigcirc around the status value means the reset status by the "L" level is input to \overline{AC} pin.

Note2. The part of the appointed color by BB, BG and BB of the display RAM changes that the blanking is "OFF".



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address 125₁₆

	gister				_
0 DS		Status	Function		Remarks
	SP0	0	The display modes of display screen inside n+1 line by	/ DSPn (n=0	Sets the display mode of line 1.
		1	11)	'	Sets the display mode of line 1.
4 5	204	0	The display mode decided by the combination with regard BLK0 (address 12916).		
1 DS	SP1 .	1	Settings are given below.	;	Sets the display mode of line 2.
		0			
2 DS	SP2	1	BLK1 BLK0 DSPn="0" DSPn="1" 0 0 Matrix-outline border Matrix-outline		Sets the display mode of line 3.
		0	0 1 Character Border		
3 DS	SP3		1 0 Border Matrix-outling 1 1 Matrix-outling Charcter		Sets the display mode of line 4.
		1	(At register BC	OL="0")	
4 DS	SP4	0	For data! and DICPLAY FORM 4 (4)		Sets the display mode of line 5.
		1	For detail, see DISPLAY FORM 1 (1).		
5 DS	SP5	0			Sets the display mode of line 6.
		1			
6 DS	SP6	0			Sets the display mode of line 7.
		1		'	oots the display mode of line 1.
7 DS	SP7	0			0
' 03	561	1		;	Sets the display mode of line 8.
		0			
8 DS	SP8 .	1		;	Sets the display mode of line 9.
		0			
9 DS	SP9	1		,	Sets the display mode of line 10.
		0			
A DS	SP10 _	1		'	Sets the display mode of line 11.
		0			
B DS	SP11	1		'	Sets the display mode of line 12.
	OT0 :	0	It should be fixed to "0".		
C TES	ST21	1	Can not be used.		
D ===	OTOO.	0	It should be fixed to "0".		
D TES	ST22	1	Can not be used.		
E TE	ST22	0	It should be fixed to "0".		
E TES	ST23 -	1	Can not be used.		



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address 126₁₆

DA			Contents	
DA	Register	Status	Function	Remarks
0	LIN2	0	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	Character size setting in the vertical direction for the 2nd line.
1	LIN3	0	Dot size can be selected between 2 types for each dot line.	Character size setting in the vertical direction for the 3rd line.
2	LIN4	0	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Character size setting in the vertical direction for the 4th line.
3	LIN5	0	LINn = "0" LINn = "1"	Character size setting in the vertical direction for the 5th line.
4	LIN6	0	line and VSZ2L1 and VSZ2H1	Character size setting in the vertical direction for the 6th line.
5	LIN7	0		Character size setting in the vertical direction for the 7th line.
6	LIN8	0		Character size setting in the vertical direction for the 8th line.
7	LIN9	0		Character size setting in the vertical direction for the 9th line.
8	V1SZ0	0	H: Cycle with the horizontal synchronizing pulse V1SZ1 V1SZ0 Vertical direction size 0 0 1H/dot	Character size setting in the vertical direction for the 1st line. (display monitor 1 to 12 line)
9	V1SZ1	0	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	
А	VSZ1L0	0	H: Cycle with the horizontal synchronizing pulse VSZ1L1 VSZ1L0 Vertical direction size 0 0 1H/dot	Character size setting in the vertical direction (display monitor 1 line) at "0" state in register LIN2 to LIN17 (address 12616, 12716).
В	VSZ1L1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	(4441030 12010, 12110).
С	VSZ1H0	0	H: Cycle with the horizontal synchronizing pulse VSZ1H1 VSZ1H0 Vertical direction size 0 0 1H/dot	Character size setting in the vertical direction (display monitor 1 line) at "1" state in register LIN2 to LIN17 (address 12616, 12716).
D	VSZ1H1	1	0 1 2H/dot 1 0 3H/dot 1 1 4H/dot	(200,000 12010, 12110).
Е	TEST24	0	It should be fixed to "0". Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address 127₁₆

ter State 0 1 1 0 1 1 2 1 3 1 4 1 5 1 6 1	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another. LINn = "0" LINn = "1" 1st line Refer to VSZ1L0 and VSZ1H1 and VSZ1H1 2nd to 12th Refer to VSZ2L0 Refer to VSZ2H0 and VSZ2H1 11 Do 1	Remarks Character size setting in the vertical direction for the 10th line. Character size setting in the vertical direction for the 11th line. Character size setting in the vertical direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line. Character size setting in the vertical direction for the 14th line.
Stati 0	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another. LINn = "0" LINn = "1" 1st line Refer to VSZ1L0 and VSZ1H1 and VSZ1H1 2nd to 12th Refer to VSZ2L0 Refer to VSZ2H0 and VSZ2H1 11 Do 1	Character size setting in the vertical direction for the 10th line. Character size setting in the vertical direction for the 11th line. Character size setting in the vertical direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line. Character size setting in the vertical direction for the 14th line.
1 0 1 1 2 0 1 1 3 1 1 0 4 1 1 5 1 1 6	lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another. LINn = "0" LINn = "1"	Character size setting in the vertical direction for the 11th line. Character size setting in the vertical direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line. Character size setting in the vertical direction for the 14th line.
1 0 1 1 2 0 1 1 3 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another. LINn = "0" LINn = "1" 1st line Refer to VSZ1L0 and VSZ1H1 and VSZ1H1 2nd to 12th Refer to VSZ2L0 Refer to VSZ2H0 and VSZ2H1 1 Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.	Character size setting in the vertical direction for the 11th line. Character size setting in the vertical direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line. Character size setting in the vertical direction for the 14th line.
$ \begin{array}{c cccc} 1 & & & & \\ 2 & & & & \\ 3 & & & & \\ 4 & & & & \\ 5 & & & & \\ 6 & & & & \\ \end{array} $	For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another. I	Character size setting in the vertical direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line.
2 1 3 0 4 1 5 1 0 6	be set independent of one another. LINn = "0"	direction for the 12th line. Character size setting in the vertical direction for the 13th line. Character size setting in the vertical direction for the 14th line. Character size setting in the vertical
3 1 0 1 5 1 6 0 0 6	1 st line Refer to VSZ1L0 and VSZ1H1 and VSZ1H1 2nd to 12th Refer to VSZ2L0 Refer to VSZ2H0 and VSZ2H1 line Refer to VSZ2L0 Refer to VSZ2H0 and VSZ2H1	Character size setting in the vertical direction for the 14th line. Character size setting in the vertical direction for the 14th line.
4 1 5 0 1 6 0 6	line and VSZ2L1 and VSZ2H1 line and VSZ2H1	direction for the 14th line. Character size setting in the vertical
5 1 6	1	_
6 —		
1		Character size setting in the vertical direction for the 16th line.
7 0		Character size setting in the vertical direction for the 17th line.
Z0 0 1	1 V18SZ1 V18SZ0 Vertical direction size	Character size setting in the vertical direction for the 18th line. (display monitor 1 to 12 line)
Z1 0 1	1 0 3H/dot	
L0 0	1 VSZ2L1 VSZ2L0 Vertical direction size	Character size setting in the vertical direction (display monitor for 2 to 12 line) at "0" state in register LIN2 to LIN17 (address 12616, 12716).
L1 0 1	0 1 2H/dot 1 0 3H/dot	LIN 17 (address 12616, 12716).
H0 0	VSZ2H1 VSZ2H0 Vertical direction size	Character size setting in the vertical direction (display monitor for 2 to12 line) at "1" state in register LIN2 to
1	1 1 2H/dot 0 0 3H/dot	LIN17(address 12616, 12716).
	·	
	0 (1	1



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address 128₁₆

(9) Addre			Contents	
DA	Register	Status	Function	Remarks
0	RR	0	RB	Sets the raster color of all blankings.
1	RG	0	0 0 1 Red 0 1 0 Green 0 1 1 Yellow 1 0 0 Blue	
2	RB	0	1 0 1 Magenta 1 1 0 Cyan 1 1 1 White	
3	FR	0	FB FG FR Color 0 0 0 Black 0 0 1 Red	Set the blanking color of the Border size, or the shadow size.
4	FG	1	0 1 0 Green 0 1 1 Yellow 1 0 0 Blue	
5	FB	1	1 0 1 Magenta 1 1 0 Cyan 1 1 1 White	
6	TEST26	1	It should be fixed to "0". Can not be used.	
7	TEST27	0	It should be fixed to "0". Can not be used.	
8	TEST28	0	It should be fixed to "0". Can not be used.	
9	BETA14	0	Matrix-outline display (12 X 18 dot) Matrix-outline display (14 X 18 dot)	
А	HSZ10	0 1	HSZ11 HSZ10 Horizontal direction size 0 0 1T/dot	Charcter size setting in the horizontal direction for the first line. T: Display frequency cycle
В	HSZ11	0	0 1 2T/dot 1 0 3T/dot 1 1 4T/dot	
С	HSZ20	0	HSZ21	Charcter size setting in the horizontal direction for the 2nd line to 12th line. T: Display frequency cycle
D	HSZ21	1	0 1 2T/dot 1 0 3T/dot 1 1 4T/dot	
E	TEST29	0	It should be fixed to "0". Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(10) Address 129₁₆

(10) Addre			Contents	
DA	Register	Status	Function	Remarks
0	BCOL	0	Blanking of BLK0, BLK1	Sets all raster blanking
	5002	1	All raster blanking	
1	B/F	0	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal
		1	Synchronize with the trailing edge of horizontal synchronization.	synchronization signal.
2	VMASK	0	Do not mask by VERT input signal	Set mask at phase comparison operating.
		1	Mask by VERT input signal	
3	POLV	0	VERT pin is negative polarity	Set VERT pin polarity.
	. 527	1	VERT pin is positive polarity	
4	POLH	0	HOR pin is negative polarity	Set HOR pin polarity.
	I OLIT	1	HOR pin is positive polarity	
5	BLK0	0	BLK1 BLK0 Blanking mode	Set blanking mode. See DISPLAY FORM 1 (1).
	BERTO	1	0 0 Matrix-outline size 0 1 Character size	(1)
6	BLK1	0	1 0 Border size 1 1 Matrix-outline size	
	DERT	1	(When DSPn (address 12516) = "0")	
7	SYAD	0	Border display of character	See DISPLAY FORM 1 (2).
		1	Shadow display of character	
8	RAMERS	0	RAM not erased	When register RAMERS is set to "1,"do not stop the display clock. There is no need to reset because there is no register for this
		1	RAM erased	bit.Refer to REGISTER SUPPLEMENTARY DESCRIPTION.
9	STOP	0	Oscillation of clock for display	
		1	Stop the oscillation of clock for display	
A	DSPON	0	Display OFF	
		1	Display ON	
В	BLINK0	0	BLINK1 BLINKO Duty	Set blinking duty ratio.
		1	0 0 Blinking OFF 0 1 25%	
С	BLINK1	0	1 0 50% 1 1 75%	
		1		
D	BLINK2	0	Divided into 64 of vertical synchronous signal	Set blinking frequency.
		1	Divided into 32 of vertical synchronous signal	
E	TEST30	0	It should be fixed to "0".	
	120100	1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTER SUPPLEMENTARY DESCRIPTION

- (1) Setting external clock input and display frequency mode Setting external clock input and display frequency mode (by use of EXCK0, EXCK1 (12116) and DIV10 to DIV0 (12016), as explained here following.
 - (a) When (EXCK1, EXCK0) = (0, 0)External synchronous 1 (External clock display) ... Fosc = 20 to 70 MHz
 Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant period continuous horizontal synchronous signal.
 Never stop inputting the clock while displaying.
 Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.
 - (b) When (EXCK1, EXCK0) = (0, 1)Internal synchronous... Fosc = 20 to 100 MHz
 Clock input from the TCK pin is unnecessary. The multiply clock of the internally generated horizontal synchronous signal is used as the display clock.
 The display frequency is set by setting the multiply value of the horizontal synchronous frequency (of the display frequency) in DIV10 to DIV0 (address 12016). Also, set the display frequency range. (See the next page.)
 Display frequency is calculated using the below expression.

Display frequency =Horizontal synchronous frequency X

Multiply value

- (c) When (EXCK1, EXCK0) = (1, 0) Setting disabled
- (d) When (EXCK1, EXCK0) = (1, 1)External synchronous 2 (Internal oscillation clock display) ... Fosc = 20 to 100 MHz Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant-period continuous horizontal synchronous signal. Never stop inputting the clock while displaying. An internal clock which is in sync with the external input clock is used as the display clock.
 Because the display frequency equals the external clock frequency, set N1 (division value) that satisfies the below expressions to DIV10 to DIV0 (address 12016) for make the display frequency is equal to the external clock frequency.

N1 = external clock frequency / horizontal synchronous frequency

$$N1 = \sum_{n=0}^{10} 2^n DIV_n$$

Also, set the display frequency range. (See the next page.)




Fig. 12 Example of external clock input



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) To set display frequency range

Whenever setting display frequency (when EXCK1 = "0", EXCK0 = "1", or EXCK1 = "1", EXCK0 = "1"), always set the display frequency range in accordance with the display frequency. This range is set from DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12116). Frequency ranges are given here below.

RSEL0	DIVS2	DIVS1	DIVS0	Display frequency range MHz
1	0	0	0	90.00 to 100.00
0	0	0	0	80.00 to 90.50
1	0	0	1	73.33 to 80.67
0	0	0	1	66.67 to 74.00
1	0	0	1	60.00 to 67.33
0	0	0	1	53.33 to 60.67
0	0	1	0	50.00 to 54.00
1	0	1	0	45.00 to 50.50
0	0	1	0	40.00 to 45.50
1	0	1	1	36.67 to 40.33
0	0	1	1	33.33 to 37.00
1	0	1	1	30.00 to 33.67
0	0	1	1	26.67 to 30.33
0	1	0	0	25.00 to 27.75
1	1	0	0	22.50 to 25.25
0	1	0	0	20.00 to 22.75
	1 0 1 0 1 0 0 1 0 1 0 1 0	1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 1	1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 1 0	1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0

(3) Notes on setting display frequency

To change external clock (display) frequency or horizontal synchronization frequency, always use the following procedures.

To set EXCK1 = "0", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12916) = "0"
- (b) Set the display frequency. ... Set from DIV10 to DIV0(address 12016), DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12116).
- (c) Wait 20 ms while the horizontal synchronization signal is being input.
- (d) Turn the display ON. ... DSPON (address 12916) = "1"

To set EXCK1 = "1", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12916) = "0"
- (b) Set the display frequency. ... Set from DIV10 to DIV0(address 12016), DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12116).
- (c) Wait 20 ms while the horizontal synchronization signal and external clock are being input.
- (d) Turn the display ON. ... DSPON (address 12916) = "1"

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORM 1

M35047-XXXSP/FP has the following four display forms.

(1) ROM character blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background 12 X 18 dot.

All blanking size

: When set register BCOL to "1", all raster area is blanking.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0 (address 12916), DSP0 to DSP11 (address 12516).

	BCOL BLK1 0 0 1	DLIKO	Line of D	SPn = "0"	Line of DSPn = "1"			
BCOL		BLK0	Display mode	Blanking mode	Display mode	Blanking mode		
	0	0	Matrix-outline border display	Matrix-outline size	Matrix-outline display	Matrix-outline size		
	0	1	Character display	Character size	Border display	Border size		
	1	0	Border display	Border size	Matrix-outline display	Matrix-outlinesize		
	1	1	Matrix-outline display	Matrix-outline size	Character display	Character size		
	0	0	Matrix-outline border display		Matrix-outline display			
1	0	1	Character display		Border display			
'	1	0	Border display	All blanking size	Matrix-outline display	All blanking size		
	1	1	Matrix-outline display		Character display			




Fig. 13 Display form



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Shadow display

When border display mode, if set SYAD (address 12916) = "0" to "1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG and BB of display RAM or by register FR, FG and FB.




Fig.14 Border and shadow display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORM 2

This IC can display both ROM character and RAM character at the same time. The display form is shown in Figure 15 and 16.

(1) RAM character blanking mode

BCOL	RBLK0	Display mode	Blanking mode
	0	Matrix-outline display	Matrix-outline size
0	1 Character display (Note		Character size (Note2)
	0	Matrix-outline display	All blanking size
1	1 Character display (Note1) Al		All blanking size

Note1: The part of the appointed color by BB, BG and BB of the display RAM changes that is not coloring. Note2: The part of the appointed color by BB, BG and BB of the display RAM changes that the blanking is "OFF"




Fig.15 Display form1 Continue to Next






Fig. 16 Display form2




Fig.17 Setting of the data of RAM character



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF16 is fixed as a blank without background. Therefore, cannot register a character font in this code.




Fig.18 Example of border display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the I^2C -BUS serial input function. Example of data setting is shown in Figure 19 (at EXCK0 = "1", EXCK1 = "0" setting).

Addres	s/data	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks	
								20	00 m s	ec ho	ld							System set up (Note 3)	
Address	12016	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	Address setting	
Data	12016	0	0	0	0	0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0	Frequency value setting	
Data	12116	0	0	1	RSEL1	RSEL0	DIVS2	DIVS1	DIVS0	1	1	1	0	1	0	1	1	Frequency range setting	
Data	12216	0	0	0	0	0	0	0	1	1	1	1	0	1	0	1	1	Output setting	
Data	12316	0	0	0	0	0	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	Horizontal display location settin	
Data	12416	0	0	0	0	0	VP10	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	Vertical display location setting	
Data	12516	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting	
Data	12616	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
Data	12716	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Character size setting	
Data	12816	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Color, character size setting	
Data	12916	0	0	0	0	0	0	0	0	0	0	0	POLH	POLV	0	0	0	Display OFF	
								2	0 m s	ec ho	ld							Be stable/Waiting time	
Address	20016	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	Address setting	
Data	20016	0	0	0	1	FR000B	FR000A	FR0009	FR0008	FR0007	FR0006	FR0005	FR0004FR0003FR0002FR0001FR0				FR0000	00	
	:		В	it colo	or					В	it cod	e/REI)					RED•bit code setting	
Data	2F116	0	0	0	1	FR711B	FR711A	FR7119	FR7118	FR7117	FR7116	FR7115	FR7114	FR7113	FR7112	FR7111	FR7110		
Address	20016	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	Address setting	
Data	20016	0	0	1	0	FR000B	FR000A	FR0009	FR0008	FR0007	FR0006	FR0005	FR0004	FR0003	FR0002	FR0001	FR0000		
	i	i	В	it colo	or					Bit	code	'GREI	ΞN					GREEN•bit code settin	
Data	2F116	0	0	1	0	FR711B	FR711A	FR7119	FR7118	FR7117	FR7116	FR7115	FR7114	FR7113	FR7112	FR7111	FR7110		
Address	20016	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	Address setting	
Data	20016	0	1	0	0	FR000B	FR000A	FR0009	FR0008	FR0007	FR0006	FR0005	FR0004	FR0003	FR0002	FR0001	FR0000		
	i	i	В	it colo	or					Bi	t code	e/BLU	E					BLUE•bit code setting	
Data 2	2F116	0 1 0 0 FR711B FR711A FR7119 FR7118 FR7117 FR7116 FR7115 FR7114 FR7113 FR7112 FR7111 FR71					FR7110												
Address	00016	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Address setting	
Data	00016	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	СЗ	C2	C1	C0		
	i	i	1	ckgrou		Blink -ing	CI	naract		Character code					Character setting				
Data	11F16	0	ВВ	BG	BR	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0		
Address	12916	0	0	0	0	0	0	0	1	0	0	1	0	1	0	0	1	Address setting	
Data	12916	0	0	0	0	0	1	0	0	0	1	1	POLH	POLV	0	0	0	Display ON (Note 2)	

Notes 1: Input a continuous clock of constant period from the TCK pin. Also, input a horizontal synchronous signal into the HOR pin and a vertical synchronous signal into the VERT pin.

Fig. 19 Example of data setting



^{2:} Matrix-outline display in this data.

^{3:} Secure the waiting time of 200ms after releasing \overline{AC} , and set data from setting the display frequency (setting of the register).




Fig.20 Example of the M35047-XXXSP/FP peripheral circuit (Internal synchronous. At EXCK1 = "0", EXCK0 = "1")




Fig.21 Example of the M35047-XXXSP/FP peripheral circuit (External synchronous. At EXCK1 = "1", EXCK0 = "1")



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT

(1) I²C-Bus communication function

This IC has a built-in data transmission interface which utilizes 2 unidirectional buses. In communications, this IC functions as a slave reception device.

The IC is synchronized with the serial clock (SCL) sent from the master device and receives the data (SDA).

Communications are controlled from the start/stop states.

Also, always in put the control byte after attaining the start state.

The below chart shows the start/stop state and control byte configuration.




Fig.22 Start state / Stop state




Fig.23 Control byte configuration



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

- (2) Data input (Sequence)
 - (a) Addresses are consists of 16 bits.
 - (b) Data is consists of 16 bits.
 - (c) Addresses and data are communicated in 8-bit units. Input the lower 8 bits before the upper 8 bits. Make input from the MSB side.
 - (d) After the start state has been attained and the control byte (7CH) received, the next 16 bits (2 bytes) are for inputting the address. Addresses are increased in increments for every 16 bits (2 bytes) of data input thereafter. As a result, it is not necessary to input the address from the second data.

Note:During external synchronous , do not stop the external clock input from the TCK pin while inputting data.




Fig.24 Data input sequence

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

TIMING REQUIREMENTS

Data input

			Lir					
Symbol	Parameter	Тур.	mode	High-speed mode		Unit	Remarks	
		Min.	Max.	Min.	Max.			
fclk	Clock frequency	0	100	0	400	KHz		
tHIGH	HIGH period of Clock	4000	_	600	-	ns		
tLOW	LOW period of Clock	4700	_	1300	1	ns		
tR	SDA & SCL rise time	_	1000	20+(Note) 0.1CB	300	ns		
tF	SDA & SCL fall time	_	300	20+(Note) 0.1CB	300	ns		
tHD: STA	Hold time at START status	4000	_	600	_	ns		
tsu : STA	Set up time at START status	4700	_	600	_	ns	Only at START state repeating generation	
thd : DAT	Data input hold time	0	_	0	_	ns		
tsu : DAT	Data input setup time	250	_	100	-	ns		
tsu : STO	Set up time at STOP state	4000	_	600	1	ns		
tBUF	Bus release time	4700	_	1300	_	ns	Time must be re- leased bus before next transmission	
tSP	Input filter / spike suppress (SDA & SCL pin)	N/A	N/A	0	50	ns		

Note. CB = total capacitance of 1 bus line.




Fig.25 Data input timing



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	-0.3 to +6.0	V
VI	Input voltage		$Vss -0.3 \le Vi \le Vdd +0.3$	V
Vo	Output voltage		Vss≤Vo≤Vdd	V
Pd	Power dissipation	Ta = +25 °C	+300	mW
Topr	Operating temperature		-20 to +85	°C
Tstg	Storage temperature		-40 to +125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

Symbol	Parameter			Limits			
Cymbol		Min.	Тур.	Max.	Unit		
VDD	Supply voltage		4.75	5.0	5.25	V	
.,	"H" level input voltage	H" level input voltage AC HOR, VERT		VDD	VDD	V	
VIH	11 level input voltage	SCL, SDA	0.7VDD	VDD	VDD 0.2VDD	V	
) / ii		AC HOR, VERT	0	0	0.2VDD	V	
VIL	"L" level input voltage	SCL, SDA	0	0	0.3VDD	V	
Fosc	Oscillating frequency fo	20.0	_	100.0	MHz		
H.sync	Horizontal synchronous	signal input frequeney	15.0	_	130.0	kHz	

ELECTRICAL CHARACTERISTICS (VDD = 5.00V, Ta = 25°C, unless otherwise noted)

ELECTRICAL CHARACTERISTICS (VEB = 0.00 V, Rd = 20 G, Grinoso Gillorinico Hotosa)								
Symbol	Parameter		Test conditions		Unit			
Cymbol			rest conditions	Min.	Тур.	Max.	01111	
VDD	Supply voltage		$Ta = -20 \text{ to } +85^{\circ}C$	4.75	5.0	5.25	V	
IDD	Supply current		VDD = 5.00V	_	40	60	mA	
Vou		P0 to P7 (Note1)	VDD = 4.75V, IOH = -0.4mA	2.5		_	V	
Voн	"H" level output voltage	CPOUT	VDD = 4.75V, IOH = -0.05mA	3.5	_		V	
Vol		P0 to P7 (Note2)	VDD = 4.75V, IOL = 0.4mA			0.4		
VOL	"L" level output voltage	CPOUT	VDD = 4.75V, IOL = 0.05mA	_	_		V	
		SDA	VDD = 4.75V, IOL = 3.0mA					
Rı	Pull-up resistance AC		VDD = 5.00V	10	30	100	kΩ	
VTCK	External clock input widtl	h	4.75V ≤ VDD ≤ 5.25V	0.6VDD	_	0.9VDD	V	

Notes 1. The current from the IC must not exceed – 0.4 mA/port at any of the port pins (P0 to P7).

^{2.} The current flowing into the IC must not exceed 0.4 mA/port at any of port pins (P0 to P7).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to \overline{AC} pin

The internal circuit of M35047-XXXSP/FP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of \overline{AC} pin is shown in Figure 26.

After supplying the power (VDD and Vss) to M35047-XXXSP/FP and the supply voltage becomes more than 0.8 X VDD, it needs to keep VIL time; tw of the \overline{AC} pin for more than 1ms. Start inputting from microcomputer after \overline{AC} pin supply voltage becomes more than 0.8 X VDD and keeping 200ms wait time.

(2)Timing of power supplying to VDD1 and VDD2.

Supply power to VDD1 and VDD2 at the same time.




Fig.26 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor (≈0.1µF) directly between the VDD1 pin and VSS1 pin, and the VDD2 pin and VSS2 pin using a heavy wire.

Note for waveform timing of the horizontal signals to the HOR pin

Set horizontal synchronous signal edge* waveform timing to under
5ns and input to HOR pin.

Set only the side which set by B/\overline{F} register waveform timing under 5ns and input to HOR pin.

*: Set front porch edge or back porch edge by B/\overline{F} register.


DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35047-XXXSP/FP mask ROM order confirmation form
- (2) 20P4B mark specification form
- (3) 20P2Q-A mark specification form
- (4) ROM data: EPROMs or floppy disks

*In the case of EPROMs, thres sets of EPROMs are required per pattern.

*In the case of floppy disks, 3.5-inch 2HD disk (1BM format) is required per pattern.





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE: M35047-002SP/FP

M35047-002SP/FP is a standard ROM type of M35047-XXXSP/FP. The character patterns are fixed to the contents of Figure 27 to 30.






Fig.27 M35047-002SP/FP character patterns (1)






Fig.28 M35047-002SP/FP character patterns (2)





Fig.29 M35047-002SP/FP character patterns (3)








Fig.30 M35047-002SP/FP character patterns (4)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PACKAGE OUTLINE





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products. Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control control part and the control destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST

M35047-XXXSP/FP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P47 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.1		000707