Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Description

The M30221 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core. The M30221 group has LCD controller/driver. M30221 group is packaged in a 120-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed.

Features

Basic machine instructions	Compatible with the M16C/60 se	eries
Memory capacity	See Figure 1.1.3 Memory Expar	nsion
• Shortest instruction execution time	100ns (f(XIN)=10MHz)	
Supply voltage		
	2.7 to 5.5V (f(XIN)=7MHz with sof	tware one-wait)
• Interrupts	24 internal and 8 external interru	ıpt sources, 4 software
	interrupt sources; 7 levels(includ	ling key input interrupt)
Multifunction 16-bit timer	Timer A (output) x 8, timer B (inp	out) x 6
Real time port outputs	8 bits X 3 lines,6 bits X 1 lines	
Serial I/O	2 channels for UART or clock sy	nchronous
• DMAC	2 channels (trigger: 24 souces)	
A-D converter	10 bits X 7 channels	
D-A converter	8 bits X 2 channels	
Watchdog timer	1 line	
Programmable I/O	83 lines (26 lines are shared with	n LCD outputs)
Output port	14 lines (14 lines are shared with	h LCD outpus)
Input port	1 line (P77, shared with NMI pin)	
LCD drive control circuit	1/2, 1/3 bias	are believed to be accurate, but are not guaranteed to be entirely free of
	2, 3 and 4 duty	error.
	4 common outputs	Specifications in this manual may
	40 segment outputs	be changed for functional or performance improvements. Please
	built-in charge pump	make sure your manual is the latest
Key input interrupt		edition.
Clock generating circuit	-	
	(built-in feedback resistor, and ex	ternal ceramic or quartz oscillator)

Applications

Camera, Home appliances, Portable equipment, Audio, office equipment, etc.

-----Table of Contents-----

Central Processing Unit (CPU)
Reset12
Programmable I/O Port18
Electric Characteristics
Usage precaution peculiar to M30221 Group 41



Pin Configuration

Figures 1.1.1 show the pin configurations (top view).




Figure 1.1.1. Pin configuration for the M30221 group (top view)



Block Diagram

Figure 1.1.2 is a block diagram of the M30221 group.




Figure 1.1.2. Block diagram of M30221 group

Performance Outline

Table 1.1.1 is performance outline of M30221 group.

Table 1.1.1. Performance outline of M30221 group

Item			Performance				
Number of b	asic instructions	3	91 instructions				
Shortest ins	truction execution	on time	100ns (f(XIN)=10MHz				
Memory	ROM		24 Kbytes				
capacity	RAM		1.5 Kbytes				
I/O port	P0 to P13 (e	xcept P77)	8 bits x 4, 2 bits x 1, 6 bits x 3, 7 bits x 2				
			5 bits x 1, 4 bits x 3				
Input port	P77		1 bit x 1				
Output port	SEG2 to SEG15		2 bits x 7				
Multifunction	TA0 to TA7		16 bits x 8				
timer	TB0 to TB5		16 bits x 6				
Real time port outputs			8 bits x 3 lines,6 bits x 1 lines				
Serial I/O	UARTO , UA	RT2	(UART or clock synchronous) x 2				
A-D converter			10 bits x 7 channels				
D-A convert	er		8 bits x 2 channels				
DMAC			2 channel(trigger:24 sources)				
LCD	COM0 to CC	M3	4 lines				
	SEG2 to SEG	G47	40 lines (26 lines are shared with I/O ports)				
Watchdog ti	mer		15 bits x 1 (with prescaler)				
Interrupt			24 internal and 8 external sources, 4 software sources				
Clock generating circuit			2 built-in clock generation circuits				
			(built-in feedbackresistor, and external ceramic or				
			quartz oscillator)				
Supply volta	ige		4.0 to 5.5V (f(XIN)=10MHz)				
			2.7 to 5.5V (f(XIN)=7MHz with software one-wait)				
Power consumption			18 mW (Vcc=3.3V, f(XIN)=7MHz with software one-wait				
1/0 -1	I/O withstand ve	oltage (P0 to P13)	5 V				
I/O char- acteristics	Output current	P1 to P9,P13	5 mA				
aotoriotios		P0, P10 to P12	0.1mA("H" output), 2.5mA("L" output)				
Device conf	iguration		CMOS silicon gate				
Package			120-pin plastic mold QFP				



Mitsubishi plans to release the following products in the M30221 group:

- (1) Support for mask ROM version, flash memory version
- (2) Memory capacity
- (3) Package

120P6R-A : Plastic molded QFP (mask ROM and flash memory versions)

Figure 1.1.3 shows the memory expansion and figure 1.1.4 shows the Type No., memory size, and package.

April. 2001




Figure 1.1.3. Memory expansion




Figure 1.1.4. Type No., memory size, and package



Pin Description

Pin name	Signal name	I/O	Function
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
CNVss	CNVss	ı	Connect it to the Vss pin.
RESET	Reset input	ı	A "L" on this input resets the microcomputer.
XIN XOUT	Clock input Clock output	0	These pins are provided for the main clock generating. circuit.Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT open.
XCIN XCOUT	Clock input Clock output	0	These pins are provided for the sub clock generating circuit.Connect a ceramic resonator or crystal between the XCIN and the XCOUT pins. To use an externally derived clock, input it to the XCIN pin and leave the XCOUT open.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to VCC.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect it to VSS.
VREF	Reference voltage input	I	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	I/O	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Pins in this port also use as LCD segment output and real time port output.
P10 to P17	I/O port P1	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for the key input interrupt function and real time port output.
P20 to P27	I/O port P2	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for the key input interrupt function and real time port output.
P30 to P35	I/O port P3	I/O	This is a 6-bit I/O port equivalent to P0. P30 to P33 also function as input pins for the key input interrupt function.
P41, P42, P46, P47	I/O port P4	I/O	This is a 4-bit I/O port equivalent to P0. The P41 pin is shared with timer A0 input. The P42 pin is shared with timer A1 output. The P46 pin is shared with timer A3 output and INT4. The P47 pin is shared with timer A3 input and INT4.
P50 to P53, P56, P57	I/O port P5	I/O	This is a 6-bit I/O port equivalent to P0. The P50, P51, P52, and P53 pins are shared with timerB0, B1, B2, and B3 input, respectively. The P56 pin is shared with INT3. The P57 pin is shared with CKOUT output.
P60 to P63	I/O port P6	I/O	This is an 4-bit I/O port equivalent to P0. The P60 pin is shared with CTSo and RTSo. The P61, P62, and P63 pins are shared with CLKo, RxDo, and TxDo, respectively.



Pin Description

Pin name	Signal name	I/O	Function
P70 to P76	I/O port P7	I/O	P70 to P76 are I/O ports equivalent to P0 (P70 and P71 are N channel open-drain output). The P70, P71, and P72 pins are shared with TxD2, RxD2, and CLK2, respectively. The P73 is shared with CTS2 and RTS2. The P74, P75 and P76 pins are shared with INT0, INT1 and INT2, respectively.
P77		I	P77 is an input-only port that also functions for NMI.
P80 to P82, P84, P86	I/O port P8	I/O	This is a 5-bit I/O port equivalent to P0. The P80 pin is shared with timer A4 output and INT5 input. The P81 pin is shared with timer A4 input and INT5 input. The P82 pin is shared with timer A5 output. The P84 pin is shared with timer A6 output. The P86 pin is shared with timer A7 output.
P90 to P96	I/O port P9	I/O	This is an 7-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins.
P100 to P103	I/O port P10	I/O	This is an 4-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD.
P110 to P117	I/O port P11	I/O	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD.
P120 to P125	I/O port P12	I/O	This is an 6-bit I/O port equivalent to P0. Pins in this port also function as SEG output for LCD and real time port output.
P130, P131	I/O port P13	I/O	This is an 2-bit I/O port equivalent to P0. P130 pins in this port also function as D-A converter output pins or start trigger for A-D input pins. P131 pins in this port also function as D-A converter output pins.
SEG2 to SEG15	Segment output	0	Pins in this port function as SEG output for LCD drive circuit.
COM ₀ to	Common output	0	Pins in this port function as common output for LCD drive circuit.
VL1 to VL3	Power supply input for LCD		Power supply input for LCD drive circuit.
C1, C2	Step-up condenser connect port		Pins in this port function as external pin for LCD step-up condenser. Connect a condenser between C1 and C2.



Operation of Functional Blocks

The M30221 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, real time port, serial I/O, LCD drive control circuit, D-A converter, A-D converter, DMAC and I/O ports.

Memory

Figure 1.4.1 is a memory map of the M30221 group. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFF16 down is ROM. For example, in the M30221M3-XXXFP, there is 24K bytes of internal ROM from FA00016 to FFFF16. The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30221M3-XXXFP, 1.5K bytes of internal RAM is mapped to the space from 0040016 to 009FF6. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, timers, and LCD, etc. Figures 1.7.1 to 1.7.3 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.




Figure 1.4.1. Memory map



Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.5.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.5.1. Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.5.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.5.2. Flag register (FLG)

Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 1.6.1 shows the example reset circuit. Figure 1.6.2 shows the reset sequence.




Figure 1.6.1. Example reset circuit




Figure 1.6.2. Reset sequence

Table 1.6.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 1.6.3 and 1.6.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 1.6.1. Pin status when RESET pin level is "L"

Pin name	Status
P0, P10 to P12	Input port(with a pull up resistor)
P1 to P9, P13	Input port (floating)
SEG2 to SEG15	"H" level is output
COM ₀ to COM ₃	"H" level is output



(3)System clock control register 0 (00 (4)System clock control register 1 (00 (5)Address match interrupt enable register (00 (6)Protect register (00 (7)Watchdog timer control register (00 (8)Address match interrupt register 0 (00 (9)Address match interrupt register 1 (00 (9)Address match interrupt register 1 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	00516)*** 00616)*** 00716)*** 00916)*** 00016)*** 00116)*** 01116)*** 01146)*** 01516)*** 01616)*** 01616)*** 01616)*** 01616)***	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(28)Timer A1 interrupt control register (29)Timer A2 interrupt control register (30)Timer A3 interrupt control register (31)Timer A4 interrupt control register (32)Timer B0 interrupt control register (33)Timer B1 interrupt control register (34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005616)*** (005716)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)*** (005816)***				
(4)System clock control register 1 (00 (5)Address match interrupt enable register (00 (6)Protect register (00 (7)Watchdog timer control register (00 (8)Address match interrupt register 0 (00 (9)Address match interrupt register 1 (00 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	00716)*** 00916)*** 000716)*** 000716)*** 01016)*** 01116)*** 01216)*** 01516)*** 01516)*** 02016)***	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(30)Timer A3 interrupt control register (31)Timer A4 interrupt control register (32)Timer B0 interrupt control register (33)Timer B1 interrupt control register (34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register	(005816)*** (005916)*** (005A16)*** (005B16)*** (005C16)*** (005E16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(5)Address match interrupt enable register (00 (6)Protect register (00 (7)Watchdog timer control register (00 (8)Address match interrupt register 0 (00 (9)Address match interrupt register 1 (00 (9)Address match interrupt register 1 (00 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	00916)*** 000A16)*** 00116)*** 01116)*** 01216)*** 01416)*** 01516)*** 02016)***	0016 0016 0016 0016 0016 0016 0016 0016	(31)Timer A4 interrupt control register (32)Timer B0 interrupt control register (33)Timer B1 interrupt control register (34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register	(005916)*** (005A16)*** (005B16)*** (005C16)*** (005D16)*** (005F16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(6)Protect register (00 (7)Watchdog timer control register (00 (8)Address match interrupt register 0 (00 (9)Address match interrupt register 1 (00 (9)Address match interrupt register 1 (00 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	000A16)*** 000F16)*** 01016)*** 01116)*** 01216)*** 01416)*** 01516)*** 020C16)*** 030C16)***	0016 0016 0016 0016 0016 0016 0016 0016	(32)Timer B0 interrupt control register (33)Timer B1 interrupt control register (34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register	(005A16)*** (005B16)*** (005C16)*** (005D16)*** (005E16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(7)Watchdog timer control register (00 (8)Address match interrupt register 0 (00 (00 (00 (9)Address match interrupt register 1 (00 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	000F16)*** 01016)*** 01116)*** 011216)*** 01416)*** 01516)*** 01616)*** 02C16)*** 03C16)***	0 0 0 ? ? ? ? ? ? 0016 0016 0016 0016 0016 0016 0016 0010 0000 0000 0000 0000 0000 0000 0000	(33)Timer B1 interrupt control register (34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005B16)*** (005C16)*** (005D16)*** (005E16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(8)Address match interrupt register 0 (00 (00 (9)Address match interrupt register 1 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	01016)*** 01116)*** 01216)*** 01416)*** 01516)*** 01616)*** 02C16)*** 03C16)***	0016 0016 0016 0016 0016 0016 0016 0010 0010 00000000	(34)Timer B2 interrupt control register (35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005C16)*** (005D16)*** (005E16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(9) Address match interrupt register 1 (00 (00 (00) (00) (00) (00) (10) DMA0 control register (00 (11) DMA1 control register (00 (12) INT3 interrupt control register (00	01116)••• 01216)••• 01416)••• 01516)••• 02C16)••• 03C16)•••	0016 0016 0016 0016 0010 0010 0000000000	(35)INT0 interrupt control register (36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005D16)*** (005E16)*** (005F16)*** (012016)*** (012216)*** (012616)***				
(9)Address match interrupt register 1 (00 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00 (00)DMA1 control register (00 (00)DMA1 control register (00)DMA1 control reg	01216)*** 01416)*** 01516)*** 01616)*** 02C16)*** 03C16)***	0016 0016 0016 0010 0000000000000000000	(36)INT1 interrupt control register (37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005E16)*** (005F16)*** (012016)*** (012216)*** (012616)*** (034016)***	X 0 0 7 0 X 0 0 7 0 0 0 0 0 0 0			
(9)Address match interrupt register 1 (00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	01416)*** 01516)*** 01616)*** 02C16)*** 03C16)***	0016 0016 XXX 0 0 0 0 0 0 0 0 7 0 0 0 0 0 0 7 0 0 XX 0 0 7 0 0	(37)INT2 interrupt control register (38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(005F16)*** (012016)*** (012216)*** (012616)*** (034016)***	0 0 0 0 0			
(00 (00 (10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	01516)••• 01616)••• 02C16)••• 03C16)•••	0016	(38)LCD mode register (39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(012016)••• (012216)••• (012616)••• (034016)•••	0 0 0 0 0 0			
(10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	01616)••• 02C16)••• 03C16)•••	00000700	(39)Segment output enable register (40)Key input mode register (41)Count start flag 1	(012216)••• (012616)••• (034016)•••	0 0 0 0 0 0			
(10)DMA0 control register (00 (11)DMA1 control register (00 (12)INT3 interrupt control register (00	02C16)••• 03C16)••• 04416)•••	0 0 0 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(40)Key input mode register (41)Count start flag 1	(012616)*** (034016)***	0 1 1 0 0 0			
(11)DMA1 control register (00 (12)INT3 interrupt control register (00	03C16)••• 04416)•••	0 0 0 0 0 ? 0 0	(41)Count start flag 1	(034016)***				
(12)INT3 interrupt control register (00	04416)•••	007000			0 0 0 0 0			
			(42)One-shot start flag 1					
(40)Ti B5 i-ttt i-t (00	04516)•••		, ,	(034216)•••	0 0 0 0			
(13)Timer B5 interrupt control register (00-		XXXX ? 0 0 0	(43)Trigger select flag 1	(034316)***				
(14)Timer B4 interrupt control register (00	04616)•••	?000	(44)Up-down flag 1	(034416)***	\mathbb{N}^{0}			
(15)Timer B3 interrupt control register (00	04716)•••	? 0 0 0	(45)Timer A5 mode register	(035616)•••	0016			
(16)Timer A7 interrupt control register (00	04816)•••	? 0 0 0	(46)Timer A6 mode register	(035716)***	0016			
(17)Timer A6 interrupt control register (00	04916)•••	? 0 0 0	(47)Timer A7 mode register	(035816)•••	0016			
(18)Timer A5 interrupt control register (00	04A16)•••	?000	(48)Timer B3 mode register	(035B16)•••	0 0 ? 0 0			
(19)DMA0 interrupt control register (00	04B16)•••	7000	(49)Timer B4 mode register	(035C16)•••	0 0 ? 0 0			
(20)DMA1 interrupt control register (00	04C16)•••	?000	(50)Timer B5 mode register	(035D16)•••	0 0 ? 0 0			
(21)Key input interrupt control register (00	04D16)•••	?000	(51)Interrupt cause select register 0	(035E16)***	00000			
(22)A-D conversion interrupt control register (00	04E16)•••	? 0 0 0	(52)Interrupt cause select register 1	(035F16)***	0016			
(23)UART2 transmit interrupt control register (00	04F16)•••	? 0 0 0	(53)Clock division counter control register	(036016)***	\circ \times \times			
(24)UART2 receive interrupt control register (00	05016)•••	?000	(54)UART2 special mode register 2	(037616)***	0016			
(25)UART0 transmit interrupt control register (00	05116)•••	?000	(55)UART2 special mode register	(037716)•••	0016			
(26)UART0 receive interrupt control register (00	05216)•••	?000	(56)UART2 transmit/receive mode register	(037816)***	0016			
The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. x: Nothing is mapped to this bit ?: Undefined								
	31							

Figure 1.6.3. Device's internal status after a reset is cleared(1)




Figure 1.6.4. Device's internal status after a reset is cleared(2)





Figure 1.7.1. Location of peripheral unit control registers (1)



334316	hot start flag 1 (ONSF1) or select register 1 (TRGSR1) wn flag 1(UDF1) A5 register (TA5) A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB4MR) B4 mode register (TB5MR) B5 mode register (TB5MR) B6 mode register (TB5MR) B7 mode register (TB5MR) B8 mode register (TB5MR) B9 mode register (TB5MR) B1 cause select register 0 (IFSR0) B1 cause select register 1 (IFSR1) Control register (CDCC)
334316	r select register 1 (TRGSR1) wn flag 1(UDF1) A5 register (TA5) A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB3MR) B5 mode register (TB4MR) B5 mode register (TB5MR) B4 mode register (TB5MR) B5 mode register (TB5MR) B6 mode register (TB5MR) B7 cause select register 0 (IFSR0) B9 t cause select register 1 (IFSR1)
034416 Up-dou 034516 Timer / 034816 Timer / 034816 Timer / 034816 Timer / 034816 Timer / 034816 Timer / 034816 Timer / 035016 Timer /	wn flag 1(UDF1) A5 register (TA5) A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB3MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
334516	A5 register (TA5) A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB4MR) B4 mode register (TB4MR) B5 mode register (TB5MR) B4 mode register (TB4MR) B5 mode register (TB5MR) B7 cause select register 0 (IFSR0) B9 cause select register 1 (IFSR1)
344616	A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
134716	A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
134716 134816 134816 134816 134816 134816 134816 134816 134816 134816 134816 134816 135816 135816 135816 135816 135816 135816 135816 135816 135816 135816 136816 1	A6 register (TA6) A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
34916	A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
334916 334816 334816 334816 334816 334816 334816 334816 334816 334816 335916 335916 335916 335816 3	A7 register (TA7) B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
334A16	B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
134B16	B3 register (TB3) B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
334C16 334D16 334D16 334D16 334D16 335D16 3	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
34D16 34E16 34E1	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
34E16 34F16 34F16 34F16 35216 35216 35216 35316 35316 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35516 35616 35616 36616	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
334F16	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
35016 Timer	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
35116	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
35116 35216 35316	B4 register (TB4) B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
135316	B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
135316	B5 register (TB5) A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
1 1 1 1 1 1 1 1 1 1	A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
135516	A5 mode register (TA5MR) A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
35616 Timer	A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
335716 Timer 335816 Timer 335916 335816 Timer 335916 335816 Timer 335016 Timer 335016 Timer 1035016 1036	A6 mode register (TA6MR) A7 mode register (TA7MR) B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
135816 Timer 135916 135916 135916 135916 135516 Timer 135516 Timer 135516 Timer 135516 Interru 135516 136516 1366	B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register (TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
335916	B3 mode register (TB3MR) B4 mode register (TB4MR) B5 mode register(TB5MR) ipt cause select register 0 (IFSR0) ipt cause select register 1 (IFSR1)
135A16	B4 mode register (TB4MR) B5 mode register(TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
335B16 Timer 135C16 Timer 135C16 Timer 135E16 Interru 135E16 Interru 136C16 13	B4 mode register (TB4MR) B5 mode register(TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
335C16 Timer 335D16 Timer 335E16 Interru 335F16 Interru 336C16 Clock (336116 336616 336616 336616 336616 336616 336616 336616 336616 336616 336616 336616 337016 337116 337116 337116 337116	B4 mode register (TB4MR) B5 mode register(TB5MR) pt cause select register 0 (IFSR0) pt cause select register 1 (IFSR1)
135D16 Timer 135E16 Interru 135E16 Interru 136D16 Clock (136D16 136D16 137D16 13	B5 mode register(TB5MR) upt cause select register 0 (IFSR0) upt cause select register 1 (IFSR1)
135E16 Interru 135F16 Interru 136016 Clock (136116 136216 136316 136316 136416 136616 136616 136616 136616 136616 136616 136616 136616 136616 136616 136616 137016 1	opt cause select register 0 (IFSR0) opt cause select register 1 (IFSR1)
Interru 336016	ipt cause select register 1 (IFSR1)
1035F16	ipt cause select register 1 (IFSR1)
036016 Clock (036116 036216 036316 036316 036516 036616 036616 036616 036616 036616 036616 036616 036616 036616 036616 036716 036616 036716 036716 036716 036716 037716 037716	
036116 036216 036216 036316 036416 036516 036616 036716 036816 036816 036816 036816 036816 036816 036816 036816 036816 036816 036816 036816 036816 036816 037816 037816	amount counter counter register (epocy
036216 036316 036416 036416 036616 036616 036616 036816 036616 036616 036616 036616 036616 036616 036616 036716 036716	
036316 036416 036516 036616 036616 036616 036616 036616 036616 036616 036616 036616 036616 036616 037016 037116	
036416 036516 036616 036616 036616 036816 036616 036616 036616 036616 036616 036616 037016 037116	
036516 036616 036616 036816 036816 036816 036616 036616 036616 036616 037016 037116	
036616 036716 036816 036916 036916 036016 036016 036016 036016 036016 037016 037116	
036716 036816 036916 036816 036816 036816 036816 036816 036816 036816 036816 037016 037116	
036816 036916 036A16 036B16 036C16 036D16 036E16 Clock (1) 037116 037216	
036916 036A16 036B16 036C16 036D16 036E16 Clock (1) 036F16 037116 037216	
036A16 036B16 036C16 036D16 036E16 Clock (036F16 037016 037116	
036B16 036C16 036D16 036E16 Clock (036F16 037116 037216	
036C16 036D16 036E16	
036C16 036D16 036E16	
036D16 036E16 Clock (036F16 037016 037116 037216	
036E16 Clock (036F16 037016 037116	
036F16 037016 037116	division counter (CDC)
037016 037116 037216	division counter (CDC)
1371 ₁₆ 1372 ₁₆	
37216	
37316	
37416	
37516	
	2 special mode register 2(U2SMR2)
	2 special mode register (U2SMR)
	1 0 1
0,4112	2 transmit/receive mode register (U2MR)
	2 bit rate generator (U2BRG)
^{)37A16} UART2	2 transmit buffer register (U2TB)
137B16	
137C16 UART2	2 transmit/receive control register 0 (U2C0)
137D16 UART2	2 transmit/receive control register 1 (U2C1)
)37E16	3 1 1
)37F16	• • • • • • • • • • • • • • • • • • • •
	2 receive buffer register (U2RB)
Noted - This	• • • • • • • • • • • • • • • • • • • •
Note1 : This Note2 : Loca	• • • • • • • • • • • • • • • • • • • •

Figure 1.7.2. Location of peripheral unit control registers (2)





Note: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

Figure 1.7.3. Location of peripheral unit control registers (3)



Programmable I/O Ports

There are 83 programmable I/O ports: P0 to P13 (excluding P77). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P77 is an input-only port and has no built-in pull-up resistance.

Figures 1.19.1 to 1.19.4 show the programmable I/O ports. Figure 1.19.5 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode.

(1) Direction registers

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P77.

(2) Port registers

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input. The pull-up resistance is not connected for pins that are set for output from peripheral functions, regardless of the setting in the pull-up control register. When pull-up is ON for ports P1 and P2, an intermittent pull-up that pulls up the port for only a set period of time, can be performed from the key input mode register.

(4) Key input mode register

With bits 0 and 1 of this register, it is possible to select both edges or the fall edge of the key input for P1 and P2. Also, with bit 2, it is possible to make the pull-up for a port (P1 or P2), which is set for pull-up using the pull-up control register, automatically connect as an intermittent pull-up. And, using the significant 3 bits, the pull-up resistance can be connected to and disconnected from ports P12 and P13.

(5) Real-time port control register

The real-time port control register can be used to set the registers of ports P0, P1, P2 and P12 for real-time port output, whereby output is synchronized with timer overflow of timers A0, A1, A5 and A6 in the timer mode.






Figure 1.19.1. Programmable I/O ports (1)






Figure 1.19.2. Programmable I/O ports (2)






Figure 1.19.3. Programmable I/O ports (3)






Figure 1.19.4. Programmable I/O ports (4)




Figure 1.19.5. I/O pins

Pin name	Connection
Ports P0 to P13 (excluding P77)	After setting for output mode, leave these pins open; or after setting for input mode, connect every pin to Vss via a resistor.(Note1,Note3)
XOUT (Note 2),XCOUT	Open
Xcin	Connect via resistor to Vss (pull-down)
NMI	Connect via resistor to Vcc (pull-up)
AVCC	Connect to Vcc
AVSS, VREF	Connect to Vss
COMo ~ COM3	Open
SEG2 ~ SEG15	Open
C1, C2	Open
VL2, VL3	Connect to Vcc
VL1	Connect to Vss
CNVss	Connect via resistor to Vss

Note 1: If setting these pins in output mode and opening them, ports are in input mode untill switched into output mode by use of software after reset. Thus the voltage levels of the pins become unstable, and there can be instances in which the power source current increases while the ports are in input mode. In view of an instance in which the contents of the direction registers change due to a runaway generated by noise or other causes, setting the contents of the direction registers periodically by use of software increases program reliability.

Note 2: With external clock input to XIN pin.

Note 3: Output "L" if port P70 and P71 are set to output mode.Port P70 and P71 are N channel open drain.




Figure 1.19.13. Example connection of unused pins



Usage Precaution

Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TAiout pin outputs "L" level.
 - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - •Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

 Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - •Changing operation mode from timer mode to PWM mode.
 - •Changing operation mode from event counter mode to PWM mode.
 - Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.
- (2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAioUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAioUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".

Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.



Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

Real time port

- (1) Make sure timer Ai for real time port output is set for timer mode, and is set to have "no gate function" using the gate function select bit.
- (2) Before setting the real time port mode select bit to "1", temporarily turn off the timer Ai used and write its set value to the timer Ai register.

Sirial I/O

- (1) In case IIC mode select bit (bit 0 of address 037716) is set to "1" with UART2.When setting up port direction P7 (address 03EF16), write immediate values. If you use Read/Modify/Write instructions (BSET,BCLR,AND,OR,etc..) on the P7 direction register, the value of P71 direction register may change to unknown data.
- (2) MASK ROM version ONRY when IIC mode select bit (bit 0 of address 037716) and the internal/external select bit (bit 3 of address 037816) are both set to "1". The function of "SCL wait output bit 2 (bit 5 of address 037616)" dose not work.
- (3) MASK ROM version ONRY when IIC mode select bit (bit 0 of address 037716) and the internal/external select bit (bit 3 of address 037816) are both set to "1". According to the datasheet, when IICM is set to "1", the port terminal is readable by the CPU even though "1" is assigned to P71 of the direction register. However, the CPU cannot read port P71 data if the P71 direction register is set to "1".

A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).

 In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 µs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock.

Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1".
- (3) When the MCU running in low-speed or low power dissipation mode, do not enter WAIT mode with peripheral function clock stop bit (CM02) set to "1".



Interrupts

- (1) Reading address 0000016
 - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 0000016 by software.

- (2) Setting the stack pointer
 - The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
 - When using the $\overline{\text{NMI}}$ interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the $\overline{\text{NMI}}$ interrupt is prohibited.
- (3) The NMI interrupt
 - The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
 - Do not get either into stop mode with the NMI pin set to "L".
- (4) External interrupt
 - When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0".



- (5) Rewrite the interrupt control register
 - To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT_SWITCH1:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

NOP ; Four NOP instructions are required when using HOLD function.

NOP

FSET I ; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.

Example 3:

INT_SWITCH3:

PUSHC FLG ; Push Flag register onto stack

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

POPC FLG ; Enable interrupts.

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET



Table 1.21.1. Absolute maximum ratings

Symbol		Parameter	Condition Rated value		
Vcc	Supply v	oltage	Vcc=AVcc	- 0.3 to 6.5	V
AVcc	Analog s	upply voltage	Vcc=AVcc	- 0.3 to 6.5	V
Vi	Input voltage	RESET, VREF, XIN P00 to P07, P10 to P17, P20 to P27, P30 to P35, P41, P42, P46, P47, P50 to P53, P56, P57, P60 to P63, P72 to P77, P80 to P82, P84, P86, P90 to P96, P100 to P103, P110 to P117, P120 to P125, P130, P131 (Mask ROM version CNVss)		- 0.3 to Vcc+0.3	V
		VL1		- 0.3 to VL2	
		VL2		VL1 to VL3	
		VL3		VL2 to 6.5	
		P70, P71, C1, C2 (flash memory version CNVss)		- 0.3 to 6.5	
Vo	Output voltage P10 to P17, P20 to P27, P30 to P35, P41, P42, P46, P47, P50 to P53, P56, P57, P60 to P63, P72 to P76, P80 to P82, P84, P86, P90 to P96, P130, P131, XOUT			- 0.3 to Vcc+0.3	V
		P00 to P07, P100 to P103,	When output port	- 0.3 to Vcc	
		P110 to P117, P120 to P125 When segment ou		- 0.3 to VL3	
		P70, P71		- 0.3 to 6.5	
Pd	Power di	ssipation	Ta = 25°C	300	mW
Topr	Operatin	g ambient temperature		– 20 to 85	°C
Tstq	Storage t	temperature		- 40 to 150	°C




Table 1.21.2. Recommended operating conditions (referenced to Vcc = 2.7V to 5.5V at Ta = -20 to $85^{\circ}C$ unless otherwise specified)

		_					Standard		
Symbol		Parar	neter		Min.	Тур.	Max.	Unit	
Vcc	Supply voltage	е	2.7	5.0	5.5	V			
AVcc	Analog supply	y voltage		Vcc		V			
Vss	Analog supply	voltage		0		V			
AVss	Analog supply	voltage				0		V	
ViH	HIGH input voltage	P00 to P07, P10 to P17, F P47, P50 to P53, P56, P5 P84, P86, P90 to <u>P96, P1</u> P130, P131, XIN, RESET	0.8Vcc		Vcc	V			
		P70, P71			0.8Vcc		6.5		
VIL	LOW input voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P41, P42, P46, P47, P50 to P53, P56, P57, P60 to P63, P70 to P77, P80 to P82, P84, P86, P90 to <u>P96, P1</u> 00 to P103, P110 to P117, P120 to P125, P130, P131, XIN, RESET, CNVss			0		0.2Vcc	V	
IOH (peak)	HIGH peak	P00 to P07, P100 to P103, P110 to P117, P120 to P125					-0.5	mA	
	output current (Note 2)	P50 to P53, P56, P57, P6	P10 to P17, P20 to P27, P30 to P35, P41, P42, P46, P47, P50 to P53, P56, P57, P60 to P63, P72 to P76, P80 to P82, P84, P86, P90 to P96, P130, P131,				-10.0	ША	
IOH (avg)	HIGH average	P00 to P07, P100 to P103	3, P110 to P117, F	P120 to P125			-0.1		
	output current (Note 1)	P10 to P17, P20 to P27, F P50 to P53, P56, P57, P6 P86, P90 to P96, P130, P			-5.0	mA			
IOL (peak)	LOW peak output current (Note 2) P00 to P07, P100 to P103, P P10 to P17, P20 to P27, P30		s, P110 to P117, F	o to P117, P120 to P125			5.0		
			30 to P35, P41, P42, P46, P47, to P63, P70 to P76, P80 to P82, P84, 131,				10.0	mA	
IOL (avg)	LOW average	P0o to P07, P10o to P10:	P110 to P117. P120 to P125				2.5		
	output current (Note 1)	P10 to P17, P20 to P27, F P50 to P53, P56, P57, P6 P86, P90 to P96, P130, P			5.0	mA			
				Vcc=4.0V to 5.5V	0		10	MHz	
f (XIN)	Main clock input		No wait	Vcc=2.7V to 4.0V	0		5 x Vcc -10.000	MHz	
, ,	oscillation fre	quency (Note 3)	With wait	Vcc=4.0V to 5.5V	0		10	MHz	
	((NOTE 3)	vvilli Wall	Vcc=2.7V to 4.0V	0		2.31 x Vcc +0.760	MHz	
f (Xcin)	Subclock osc	illation frequency				32.768	50	kHz	

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IoL (peak) for ports P0, P1, P2, P30 to P35, P4, P5, P6, P70 to P76 and P122 to P127 must be 80mA max. The total IoH (peak) for ports P0, P1, P2, P30 to P35, P4, P5, P6, P72 to P76 and P122 to P127 must be 80mA max. The total IoL (peak) for ports P8, P9, P10, P11, P120, P121 and P130 to P132 must be 80mA max. The total IoH (peak) for ports P8, P9, P10, P11, P120, P121 and P130 to P132 must be 80mA max.

Note 3: Relationship between main clock oscillation frequency and supply voltage.








Table 1.21.3. Electrical characteristics (referenced to VCC = 5V, Vss = 0V at Ta = 25°C, f(XIN)=10MHz unless otherwise specified)

		_			S	tandar	d	
Symbol		Parame	eter	Measuring condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07, P100 P110 to P117, P1		Iон= -0.1mA	3.0			V
Vон	HIGH output voltage		o P27, P30 to P35, 47, P50 to P53, P56, P57,	IOH= -5mA	3.0			.,
		P60 to P63, P72 to P84, P86, P90 to P	to P76, P80 to P82, 296, P130, P131	Іон= −200μА	4.7			V
Vон	HIGH output	Хоит	HIGHPOWER	IOH= -1mA	3.0			V
	voltage		LOWPOWER	Iон= −0.5mA	3.0			•
Vон	HIGH output	Хсоит	HIGHPOWER	With no load applied		3.0		V
	voltage		LOWPOWER	With no load applied		1.6		
Vol	LOW output voltage	P00 to P07, P10 to P30 to P35, P41, P50 to P53, P56,		IoL=5mA			2.0	V
		P70 to P76, P80 t P90 to P96, P100 P120 to P125, P1	to P103, P110 to P117,	IoL=200μA			0.45	
Vol	LOW output	XOUT	HIGHPOWER	Iон=1mA			2.0	V
VOL	voltage	7,001	LOWPOWER	Iон=0.5mA			2.0	V
Va	LOW sustaint		HIGHPOWER	With no load applied		0		
Vol	LOW output voltage	XCOUT	LOWPOWER	With no load applied		0	, I	V
VT+-VT-	Hysteresis		A4in, TB0in to TB3in, TRG, CTSo, CLKo, NMI,		0.2		0.8	V
		TA30UT, TA40UT Klo to Kl15 (Note)						
VT+-VT-	Hysteresis	RESET			0.2		1.8	V
Іін	HIGH input current	P30 to P35, P41, P50 to P53, P56, P70 to P77, P80 t	P57, P60 to P63, o P82, P84, P86, to P103, P110 to P117, 30, P131,	VI=5V			5.0	μА
lι∟	LOW input current	P00 to P07, P10 t P30 to P35, P41, P50 to P53, P56, P70 to P77, P80 t	o P17, P20 to P27, P42, P46, P47, P57, P60 to P63, o P82, P84, P86, to P103, P110 to P117, 30, P131,	Vi=0V			-5.0	μА
Rpullup	Pull-up resistance	P00 to P07, P10 t P30 to P35, P41, P50 to P53, P56, P72 to P76, P80 t	o P17, P20 to P27, P42, P46, P47, P57, P60 to P63, o P82, P84, P86, to P103, P110 to P117,	Vi=0V	30.0	50.0	167.0	k
RfXIN	Feedback re	sistance XIN				1.0		М
RfXCIN	Feedback re	sistance Xcin				6.0		М
VRAM	RAM retention	on voltage		When clock is stopped	2.0			V

Note: Has no effect during intermittent pullup operation.



Table 1.21.4. Electrical characteristics (referenced to VCC = 5V, Vss = 0V at Ta = 25°C, f(XIN)=10MHz unless otherwise specified)

Symbol	Paramete	r	Me	easuring condition	Min.	Standaı Typ.	d Max.	Unit
				f(X _{IN})=10MHz Square wave, no division		19.0	38.0	mA
	l/o pin is no load applied reasonable Flas		Mask ROM version	f(Xcin)=32kHz Square wave		90.0		μΑ
		load applied	Flash memory version	f(Xcin)=32kHz Square wave		200.0		μΑ
Icc			f(XCIN)=32kHz When a WAIT instruction is executed		4.0		μA	
			When clock is stopped Ta=25 °C			1.0		
				When clock is stopped Ta=85 °C			20.0	μΑ
VL1	Supply voltage (VL1)		When voltage	e multiplier used	1.3	1.7	2.1	V
IL1	Power supply current (VL1)	VL1=1.7V,f(L	CDCK)=200Hz		3.0	6.0	μA

Table 1.21.5. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 5V, Vss = AVSS = 0V at $Ta = 25^{\circ}C$, f(XIN) = 10MHz unless otherwise specified)

Cumala al	Parameter	NA	Standard			Unit	
Symbol		Parameter	Measuring condition	Min.	Тур.	Max.	Unit
_	Resoluti	on	VREF =VCC			10	Bits
_	Absolute	Sample & hold function not available	VREF =VCC = 5V			±3	LSB
	accuracy	Sample & hold function available(10bit)	VREF =VCC= 5V			±3	LSB
		Sample & hold function available(8bit)	VREF = VCC = 5V			±2	LSB
RLADDER	Ladder r	esistance	VREF=VCC	10		40	k
tconv	Convers	ion time(10bit)		3.3			μs
tconv	Convers	ion time(8bit)		2.8			μs
tsamp	Sampling	g time		0.3			μs
VREF	Reference	ce voltage		2		Vcc	V
VIA	Analog ii	nput voltage		0		VREF	V

Table 1.21.6. D-A conversion characteristics (referenced to VCC = AVCC = VREF = 5V, VSS = AVSS = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

			S			
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	k
Ivref	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".

The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.



Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.7. External clock input

Symbol	Doromotor	Standard		l loit
	Parameter		Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 1.21.8. Timer A input (counter input in event counter mode)

		Stan	dard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAiın input cycle time	100		ns
tw(TAH)	TAim input HIGH pulse width	40		ns
tw(TAL)	TAil input LOW pulse width	40		ns

Table 1.21.9. Timer A input (gating input in timer mode)

		Star	ndard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAiın input cycle time	400		ns
tw(TAH)	TAim input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 1.21.10. Timer A input (external trigger input in one-shot timer mode)

Cumbal	Parameter	Stan	dard	Unit
Symbol	Falanietei	Min.	Max.	Offic
tc(TA)	TAiın input cycle time	200		ns
tw(TAH)	TAim input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.21.11. Timer A input (external trigger input in pulse width modulation mode)

Cumbal	Daramatar	Stan	dard	Unit
Symbol	Parameter	Min.	Max.	Offic
tw(TAH)	TAiın input HIGH pulse width	100		ns
tw(TAL)	TAil input LOW pulse width	100		ns

Table 1.21.12. Timer A input (up/down input in event counter mode)

I UDIC 1.21.	12. Timer A input (up/down input in event counter mode)			
Comple el	D .	Standard		1.1
Symbol	Parameter	Min. Max.	Unit	
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th/TINLLIP)	TAIOUT input hold time	400		ns



Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.13. Timer B input (counter input in event counter mode)

Symbol	Parameter	Stan	Unit	
	raidilletei	Min.	Max.	Offic
tc(TB)	TBiin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiln input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBiin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiin input LOW pulse width (counted on both edges)	80		ns

Table 1.21.14. Timer B input (pulse period measurement mode)

Symbol	Parameter	Stan	Standard	
Symbol	Farameter	Min. Max.	Unit	
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBil input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

Table 1.21.15. Timer B input (pulse width measurement mode)

Symbol	Parameter	Standard		Unit
Symbol	Falametei	Min.	Max.	
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiเท input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.16. A-D trigger input

	Symbol	Symbol Parameter	Standard		Unit
	Symbol		Min.	Max.	Offic
	tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
Ī	tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 1.21.17. Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.21.18. External interrupt INTi inputs

Symbol	Symbol Parameter	Standard		Unit
Symbol	raianietei	Min.	Max.	Offic
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns






Figure 1.21.1. Port P0 to P13 measurement circuit






Table 1.21.19. Electrical characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait)

		_			S	<u>tandar</u>	d	
Symbol		Parame	ter	Measuring condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07, P100 P110 to P117, P1		Іон= –20µА	2.0			V
Vон	HIGH output voltage		17, P50 to P53, P56, P57, p P76, P80 to P82,	IOH= -1mA	2.5			V
Vон	HIGH output	Хоит	HIGHPOWER	Iон= -0.1mA	2.5			
VOIT	voltage		LOWPOWER	Іон= –50µА	2.5			V
Vон	HIGH output	Хсоит	HIGHPOWER	With no load applied		3.0		
V 011	voltage		LOWPOWER	With no load applied		1.6		V
Vol	LOW output voltage	P30 to P35, P41, I P50 to P53, P56, I P70 to P76, P80 to	P57, P60 to P63, D P82, P84, P86, to P103, P110 to P117,	IoL=1mA			0.5	V
Vol	LOW output	Хоит	HIGHPOWER	Iон=0.1mA			0.5	.,
. 02	voltage	7.001	LOWPOWER	Іон=50µА			0.5	V
Vol	LOW output	Vasur	HIGHPOWER	With no load applied		0		
VOL	LOW output voltage	XCOUT	LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis				0.2		0.8	V
VT+-VT-	Hysteresis	RESET	, 1010 10 1019		0.2		1.8	V
lін	HIGH input current	P30 to P35, P41, P50 to P53, P56, P70 to P77, P80 to	P57, P60 to P63, D P82, P84, P86, to P103, P110 to P117, 30, P131,	V ₁ =3V			4.0	μА
liL	LOW input current	P00 to P07, P10 to P30 to P35, P41, P50 to P53, P56, P	o P17, P20 to P27, P42, P46, P47, P57, P60 to P63, o P82, P84, P86, to P103, P110 to P117, 30, P131,	Vi=0V			-4.0	μА
RPULLUP	Pull-up resistance	P00 to P07, P10 to P30 to P35, P41, P50 to P53, P56, P	o P17, P20 to P27, P42, P46, P47, P57, P60 to P63, o P82, P84, P86, to P103, P110 to P117,	Vi=0V	66.0	120.0	500.0	k
RfXIN	Feedback re	sistance XIN				3.0		М
RfXCIN	Feedback re	sistance Xcin				10.0		М
VRAM	RAM retention	on voltage		When clock is stopped	2.0			V

Note: Has no effect during intermittent pullup operation.



Table 1.21.20. Electrical characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait)

Symbol	Paramete	r	Me	easuring condition	Min.	Standa Typ.	rd Max.	Unit	
				f(X _{IN})=7MHz Square wave, no division	IVIII I.	6.0	15.0	mA	
		I/o pin is no load applied	Mask ROM version	f(Xcin)=32kHz Square wave		40.0		μΑ	
		load applied	Flash memory version	f(Xcin)=32kHz Square wave		150.0		μA	
Icc	Power supply current	Power supply current	ower supply current		f(XCIN)=32kHz When a WAIT instruction is executed Oscillation capacity High (Note)		2.8		μА
				f(XCIN)=32kHz When a WAIT instruction is executed Oscillation capacity Low (Note)		0.9		μА	
				When clock is stopped Ta=25 °C			1.0		
			When clock is stopped Ta=85 °C			20.0	μΑ		
VL1	Supply voltage (VL1)		When voltage	e multiplier used	1.3	1.7	2.1	V	
IL1	Power supply current (VL1)	VL1=1.7V,f(L	.cdcк)=200Hz		3.0	6.0	μΑ	

Note: With one timer operated using fC32.

Table 1.21.21. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 3V, VSS = AVSS = 0V at Ta = 25°C, f(XIN) = 7MHz, with wait unless otherwise specified)

Ci yaala al	Parameter	Magazzing condition	S	- 11:4			
Symbol		Parameter	Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution	on	VREF =VCC			10	Bits
_	Absolute accuracy	Sample & hold function not available(8bit)	VREF =VCC = 3V, AD=fAD/2			±2	LSB
RLADDER	Ladder re	esistance	VREF =VCC	10		40	k
tconv	Conversi	on time(8bit)		14.0			μs
VREF	Reference	ce voltage		2.7		Vcc	V
VIA	Analog ir	nput voltage		0		VREF	V

Table 1.21.22. D-A conversion characteristics (referenced to VCC = AVCC= VREF= 3V, VSS = AVSS = 0V, at Ta = 25°C, f(XIN) = 7MHz unless otherwise specified)

0	Doromotor	Managemina and dition	S	المنا ا		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
-	Absolute accuracy				1.0	%
t su	Setup time				3	μs
Ro	Output resistance		4	10	20	k
Ivref	Reference power supply input current	(Note)			1.0	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.



Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.23. External clock input

Symbol	Devementer	Standard		1.1:4
	Parameter		Max.	Unit
tc	External clock input cycle time	143		ns
tw(H)	External clock input HIGH pulse width	60		ns
tw(L)	External clock input LOW pulse width	60		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

Table 1.21.24. Timer A input (counter input in event counter mode)

	Devenueles	Stan	dard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 1.21.25. Timer A input (gating input in timer mode)

		Star	ndard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	600		ns
tw(TAH)	TAim input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 1.21.26. Timer A input (external trigger input in one-shot timer mode)

Cumbal	Parameter	Standard		Unit
Symbol	Falailletei	Min. Max.	Offic	
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.21.27. Timer A input (external trigger input in pulse width modulation mode)

Currente ed	Devenueles	Stan	dard	l limit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAim input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.21.28. Timer A input (up/down input in event counter mode)

Symbol	Parameter	Stan	1 1 1 1 1 1	
	Parameter		Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiou⊤ input hold time	600		ns



Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 1.21.29. Timer B input (counter input in event counter mode)

Symbol	Parameter	Stan	Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(TB)	TBil input cycle time (counted on one edge)	150		ns	
tw(TBH)	TBil input HIGH pulse width (counted on one edge)	60		ns	
tw(TBL)	TBil input LOW pulse width (counted on one edge)	60		ns	
tc(TB)	TBiln input cycle time (counted on both edges)	300		ns	
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns	
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns	

Table 1.21.30. Timer B input (pulse period measurement mode)

Symbol	Parameter		dard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.21.31. Timer B input (pulse width measurement mode)

Symbol	Parameter		Standard	
Cymbol			Max.	Unit
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBiเท input HIGH pulse width	300		ns
tw(TBL)	TBiin input LOW pulse width	300		ns

Table 1.21.32. A-D trigger input

Cumbal	Devenuedos	Standard		Unit
Symbol	Parameter		Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns


Table 1.21.33. Serial I/O

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	300		ns	
tw(CKH)	CLKi input HIGH pulse width	150		ns	
tw(CKL)	CLKi input LOW pulse width	150		ns	
td(C-Q)	TxDi output delay time		160	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	50		ns	
th(C-D)	RxDi input hold time	90	·	ns	

Table 1.21.34. External interrupt INTi inputs

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns







Usage precaution against the differences between M30220 Group and M30221 Group Differences between M30220 Group and M30221 Group

Items		M30220 Group			M30221 Group				
Internal	ROM (Byte)	64K***	96K	128K**	24K	32K***	64K***	-	128K**
Memory	RAM (Byte)	4K***	6K	10K**	1.5K	2K***	4K***		10K**
Input only / Output only		Input only: 1 / Output only: 16 (shared with LCD outputs)			Input only: 1	/ Output only : 1	14 (shared wi	th LCI	O outputs)
I/O	CMOS I/O	102 (32 lines are shared with LCD outputs)			81 (26 lines are shared with LCD outputs)				uts)
Ports N-channel open-drain		2							
DMAC (cha	annels)				2				
16-bit timer	s			8-	+6				
CRC Opera	ation Circuit	-							
	Clock Sync. / UART		3				2		
Serial I/O	Clock Synchronous		-						
1/0	UART only				-				
A-D Conve	rter (resolution × channels)	10bits × 8			10bits × 7				
D-A Conve	rter (resolution × channels)	8bits × 3 8bits × 2							
External Int	errupts (source)	8							
Watchdog -	Timer	Available							
LCD	Segment (lines)	48		40					
Controller	Common (lines)	4							
/ Driver	Charge pump	Available							
Real Time O	utput Ports (bits × ports)	8×4 8×3,6×1							
Key-on Wa	ke up (lines)	Max.20 (16 lines have Intermittent pull-up operation)							
Sub Clock	Generating Circuit	Available							
Packages		1	144-pin TQFP (144PFB-A) 144-pin LQFP (144P6Q-A) 120-pin LQFP (120P6R-A)						
Power Source Voltage (V)		2.7 to 5.5 (7MHz with 1wait), 4.0 to 5.5 (10MHz)							
Operating Temperature Range ()		-20 to 85、-40 to 85							
Minimum Instruction Excution Time (ns)		100 (10MHz)							
Number of Basic Instructions		91							

: Under development

: Under planning (April. 2001)

Deleted pins from M30220 Group

Port	Deleted pin name
P0	-
P1	-
P2	-
P3	-
P4	P40/TA0out、P43/TA1in、P44/TA2out、P45/TA2in
P5	P54/TB4IN、P55/TB5IN
P6	P64/CTS1/RTS1/CLKS1、P65/CLK1、P66/RxD1、P67/TxD1
P7	-
P8	P83/TA5IN、P85/TA6IN、P87/TA7IN
P9	P97/AN7
P10	P104/SEG20、P105/SEG21、P106/SEG22、P107/SEG23
P11	-
P12	P126/SEG38、P127/SEG39
P13	P132/DA2
others	SEG0、SEG1、VSS(1 pin)



Usage precaution against timer A

Mode	Function	Not available timer Ai
Time or moode	Pulse output	Timer A0 and A2 are not available.
Timer mode	Gate input	Timer A1 , A2 , and A5 to A7 are not available.
	Pulse output	Timer A0 and A2 are not available.
Event counter	Count source input	Timer A1, A2, and A5 to A7 are not available.
mode	Up / down count select input	Timer A0 and A2 are not available.
	Two-phase pulse input	Timer A2 and A7 are not available.(Note 1)
One-shot timer	Pulse output	Timer A0 and A2 are not available.
mode	Trigger input	Timer A1, A2, and A5 to A7 are not available.
Pulse width		Timer A0 and A2 are not available.
modulation mode	Trigger input	Timer A1 and A5 to A7 are not available.

Note 1. Timer A3 and A4 are available.

Usage precaution against timer B

Mode	Function	Not available timer Bi	
Event counter mode	Count source input	Timer B4 and B5 are not available.	
Pulse period / pulse width measurement mode		Timer B4 and B5 are not available.	

Usage precaution against real time port outputs

(1) Pins P126 and P127 are deleted.

Usage precaution against serial I/O

(1) UART1 is not available.

Usage precaution against LCD controller / driver

- (1) Pins SEG0, SEG1, SEG20 to SEG23, SEG38 and SEG39 are deleted.
- (2) Addresses of the designated RAM for the LCD display 010016, 010A16, 010B16 and 011316 are reserved area.
- (3) Bit 5 of the segment output enable register (address 012216) is reserved bit. Must always be clear to "0".



Usage precaution against A-D converter

- (1) AN7 pin is deleted.
- (2) Do not set the analog input pin select bit (bit 0 to 2 at address 03D616) to "111" in one-shot mode and in repeat mode.
- (3) When the A-D sweep pin select bit (bit 0, 1 at address 03D716) is set to "11" in single sweep mode, the interrupt request generation timing of the A-D conversion is the A-D conversion time of all 8 pins.
- (4) The sweep time is the A-D conversion time of all 8 pins in repeat sweep mode 1 and when the A-D sweep pin select bit (bit 0, 1 at address 03D716) is set to "11" in repeat sweep mode 0.

Usage precaution against D-A converter

- (1) DA2 pin is deleted.
- (2) Bit 2 of the D-A control register (address 03DC16) is reserved bit. Must always be clear to "0".
- (3) Address 03DE16 must always be clear to "0016".

Usage precaution against programmable I/O

(1) Reserved bits of the port Pi direction register and the port Pi register

Register	Bit	Register	Bit
PD0、P0	-	PD7、P7	-
PD1、P1	-	PD8、P8	b3、b5、b7(Note 1)
PD2、P2	-	PD9、P9	b7(Note 1)
PD3、P3	-	PD10、P10	b4 ~ b7(Note 1)
PD4、P4	b0、b3~b5(Note 1)	PD11、P11	-
PD5、P5	b4、b5(Note 1)	PD12、P12	b6、b7(Note 1)
PD6、P6	b4 ~ b7(Note 1)	PD13、P13	b2(Note 1)

Note 1 . These are reserved bits. Must always be clear to "0".

(2) Reserved bits of the pull-up control register

Bit 5 of the pull-up control register 1 (address 03FD16) and bit 5 of the pull-up control register 2 (address 03FE16) are reserved bits. Must always be clear to "0".



-Keep safety first in your circuit designs!-

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection
 of the Mitsubishi semiconductor product best suited to the customer's application;
 they do not convey any license under any intellectual property rights, or any other
 rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.

MITSUBISHI SEMICONDUCTORS M30221 Group Specification REV.D

May. First Edition 2001

Editioned by

Committee of editing of Mitsubishi Semiconductor

Published by

Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©2001 MITSUBISHI ELECTRIC CORPORATION