Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Overview

The M16C/10 group (M30100 and M30102 groups) consist of single-chip microcomputers that use high-performance silicon gate CMOS processes and have a on-chip M16C/60 series CPU core. The microcomputers are housed in 32-pin plastic mold QFP or 48-pin plastic mold QFP packages. These single-chip microcomputers have both high function instructions and high instruction efficiency and feature a one-megabyte address space and the capability to execute instructions at high speed.

The M30100 and M30102 groups consist of several products that have different on-chip memory types, sizes, and packages.

Features

 Memory sizeROM/RAM (See the memory expansion diagram.) Shortest instruction execution time 62.5 ns (when f(XIN)=16MHz)
• Shortest instruction execution time62.5 ns (when f(XIN)=16MHz)
 Power supply voltage4.2 V to 5.5V (when f(XIN)=16MHz)
2.7 V to 5.5V (when f(XIN)=5MHz) (This is not applicable to applications for automobile use)
• Interrupts12 internal causes, 7 external causes, 4 software causes
(including key input interrupts)
8-bit timers4 with 8-bit prescaler (PWM output of Timer Y, Z: selectable)
16-bit timer
Serial I/OUART or clock synchronization type x 2
A-D converter
• D-A converter1
Watchdog timer1
Programmable I/O ports34
• LED drive ports8

· Main clock generation circuit

An internal feedback resistor and an externally attached ceramic resonator/quartz crystal oscillator/RC oscillator.

• Sub clock generation circuit

An internal feedback resistor and an externally attached ceramic resonator/quartz crystal oscillator

Ring oscillator

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error.

Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

Applications

Home appliances, office devices, audio, automobile, other

Clock generation circuits......3 internal circuits

Table of Contents Central Processing Unit (CPU)				
Central Processing Unit (CPU)10	Serial I/O97			
Reset13	A-D Converter111			
Clock Generation Circuits 19	D-A Conberter			
Protection34	Programmable I/O Ports120			
Overview of Interrupts35	Precautionary Note in Using Devices 128			
Watchdog Timer57	Electric Characteristics			
Timers59	Flash Memory Version146			



Description

Pin Configuration

Figures 1.1.1 and 1.1.2 show pin configurations (top view).




Figure 1.1.1. Pin configuration diagram (top view) of the M30100 group






Figure 1.1.2. Pin configuration diagram (top view) of the M30102 group

Block Diagram

Figure 1.1.3 is a block diagram of the M30100 group.




Figure 1.1.3. Block diagram for the M30100 group

Block Diagram

Figure 1.1.4 is a block diagram of the M30102 group.




Figure 1.1.4. Block diagram for the M30102 group

Performance Overview

Description

Table 1.1.1 gives an overview of the M16C/10 group performance specification.

Table 1.1.1. M16C/10 group performance overview

Item			Performance	
		M30100	M30102	
Number of bas	sic instructions	91 instructions		
Shortest instru	uction execution time	62.5 ns (when f(XIN)=	16MHz)	
Memory	ROM	See the memory expa	nsion diagram.	
size	RAM	See the memory expa	nsion diagram.	
I/O port		P0,P1,P3,P4: 22 lines	P0 to P4: 34 lines	
Multifunction	T1	8 bits x 1		
timer	TX, TY, TZ	8 bits x 3		
	TC	16 bits x 1		
Serial I/O (UAR	T or clock synchronous)	x 2	x 2	
		(one is exclusively for UART)		
A-D converter		x 12 channels	x 12 channels	
(maximum resolution: 10 bits)			(Expandable up to 14 channels)	
D-A converter			8 bits x 1	
Watchdog time	er	15 bits x 1 (with prescaler)		
Interrupts		12 internal causes, 7 external causes (4 for M30100), 4 software causes		
Clock generat	ing circuits	2 internal circuits	3 internal circuits	
Power supply	voltage	4.2 V to 5.5V (when f(XIN)=16MHz)		
		2.7 V to 5.5V (when f(XIN)=5MHz) (Note)		
Power consun	nption	100mW (Vcc=5.0V, f(XIN)=16MHz)		
		12mW (Vcc=3.0V, f(XIN)=5MHz)		
I/O	I/O withstand voltage	5V		
characteristics	Output current	5mA (10mA:LED drive	e port)	
Device configu	uration	CMOS silicon gate		
Package		32-pin LQFP	48-pin LQFP	
N		applications for sutam	1.11	

Note: This voltage is not applicable to applications for automobile use.



Mitsubishi plans to release the following products in the M16C/10 group:

- (1) Support for mask ROM version and flash memory version
- (2) Memory size
- (3) Package

32P6U: Plastic molded LQFP (mask ROM version and flash memory version)
48P6Q: Plastic molded LQFP (mask ROM version and flash memory version)




Figure 1.1.5. Memory expansion




Figure 1.1.6. Type No., memory size, and package



Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
IVCC			Connect a capacitor (0.1 µF) between this pin and Vss.
CNVss	CNVss	Input	Connect it to the Vss pin via resistance (about 5 k Ω).
RESET	Reset input	Input	An "L" on this input resets the microcomputer.
XIN XOUT	Clock input Clock output	Input Output	These pins are provided for the main clock oscillation circuit. Connect a ceramic resonator or crystal between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. These pins are shared with analog input pins.
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. P10 to P13 are shared with analog inputs and key input interrupts. P14 to P16 are shared with serial I/O pins. P17 is shared with timer input. Can be used as an LED drive port.
P20 to P21	I/O port P2	Input/output	This is a 2-bit I/O port equivalent to P0.
P30 to P37	I/O port P3	Input/output	This is a 8-bit I/O port equivalent to P0. P30 to P33 are shared with timer input/output. P34 to P37 are shared with serial I/O. P34 is shared with analog outputs.
P40 to P47	I/O port P4	Input/output	This is a 8-bit I/O port equivalent to P0. P40 to 41 are shared with analog inputs. P42 to P45 are shared with interrupt inputs. P46 to P47 are shared with the I/O pin of the clock oscillation circuit for the clock.



Operation of Functional Blocks

The M30100/M30102 contain the following devices on a single chip: ROM and RAM, which function as memory for storing instructions and data; a central processing unit (CPU) that executes operations; and peripheral devices, such as timers, serial I/O, an A-D converter, an D-A converter, and I/O ports. The individual devices are described below.

Memory

Figure 1.3.1 is a memory map. The address space extends the 1M bytes from address 0000016 to FFFFF16. From FFFF16 down is ROM. For example, in the M30100M2-XXXFP, there is 16K bytes of internal ROM from FC00016 to FFFF16. The vector table for fixed interrupts such as the reset are mapped to FFFDC16 to FFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30100M2-XXXFP, there is 1K byte of internal RAM from 0040016 to 007FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 000Ff16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.




Figure 1.3.1. Memory map



Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.4.1. Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H, R1H), and low-order bits as (R0L, R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0, R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

CPU

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.4.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow.

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.4.2. Flag register (FLG)



Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 200 µsec. When the reset pin level is then returned to the "H" level, the reset status is cancelled and program execution resumes from the address in the reset vector table. Since the value of RAM is indeterminate when power is applied, the initial values must be set. Also, if a reset signal is input during write to RAM, the access to the RAM will be interrupted. Consequently, the value of the RAM being written may change to an unintended value due to the interruption.

Figures 1.5.1 and 1.5.2 show the example reset circuit. Figure 1.5.3 shows the reset sequence.




Figure 1.5.1. Example reset circuit




Figure 1.5.2. Example reset circuit (example voltage check circuit)




Figure 1.5.3. Reset sequence



(1) Processor mode register 0	(000416)	(36) Timer Z primary	(008716)··· FF16
(2) Processor mode register 1	(000516) 0 0 0 0	(37) Timer Y,Z output control register	(008A ₁₆)···
(3) System clock control register 0	(000616)	(38) Timer X mode register	(008B ₁₆)···
(4) System clock control register 1	(000716) 0 0 1 0 0 0 0	(39)Prescaler X	(008C16)··· FF16
(5) Address match interrupt enable register	(000916)	(40)Timer X	(008D16)··· FF16
(6) Protect register	(000A ₁₆)····	(41) Timer count source set register	(008E ₁₆)··· 0016
(7) Oscillation stop detection register	(000C16)···· 0 0 0 0 1 0 0	(42) Clock prescaler reset flag	(008F ₁₆)···· 0 XXXXXX
(8) Watchdog timer control register	(000F16)··· 0 0 0 ? ? ? ? ?	(43) External input enable register	(009616) 0016
(9) Address match interrupt	(001016) 0016	(44) Key input enable register	(009816) 0016
register 0	(001116) 0016	(45) Timer C control register 0	(009A ₁₆)····0 X X 0 0 0 0 0
	(001216)	(46) Timer C control register 1	(009B16)XXXXXXX 1 1
(10) Address match interrupt	(001416) 0016	(47) UART0 transmit/receive mode register	(00A016)··· 0016
register 1	(001516) 0016	(48) UART0 transmit/receive control register 0	(00A416)··· 0 0 0 0 1 0 0 0
	(001616)	(49) UART0 transmit/receive control register 1	(00A516)···\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
(11) INT0 input filter select register		(50) UART1 transmit/receive mode register	(00A816)··· 0016
(12) Key input interrupt control register	(001E16) X X 2 0 0 0 0	(51) UART1 transmit/receive control register 0	(00AC ₁₆)··· 0 0 0 0 1 0 0 0
(13) A-D conversion interrupt	(004E16) 2 0 0 0	(52) UART1 transmit/receive control register 1	(00AD16)···XXXX00110
control register (14) UART0 transmit interrupt control	(005116)	(53) UART transmit/receive control register 2	(00B016)···X 0 0 0 0 0 0
` register	(005216)	(54) A-D control register 2	(00D416)···XXXX0000
(15) CARTO receive interrupt control register (16) UART1 transmit interrupt control		(55) A-D control register 0	(00D616)····0 0 0 0 0 ? ? ?
(16) UART1 transmit interrupt control register (17) UART1 receive interrupt control	(005316)	(56) A-D control register 1	(00D716)··· 0016
(18)Timer 1 interrupt control register	(005516)	(57) D-A control register	(00DC16)XXXXX0X0
(19)Timer X interrupt control register	(005616)	(58) Port P0 direction register	(00E216)··· 0016
(20)Timer Y interrupt control register	(005716)	(59) Port P1 direction register	(00E316)··· 0016
(21)Timer Z interrupt control register	(005816)	(60) Port P2 direction register	(00E616)XXXXXX 0 0
(22)CNTR0 interrupt control register	(005916)	(61) Port P3 direction register	(00E7 ₁₆)··· 001 ₆
(23)TCIN interrupt control register	(005A ₁₆)··· X ? 0 0 0	(62) Port P4 direction register	(00EA ₁₆)··· 0016
(24)Timer C interrupt control register	(005B16)··· X ? 0 0 0	(63) Pull-up control register 0	(00FC ₁₆)0000000
(25)INT3 interrupt control register	(005C ₁₆)··· \ \ \ ? 0 0 0	(64) Pull-up control register 1	(00FD ₁₆)··· X X X X 0 0
(26)INT0 interrupt control register	(005D16)··· XX 0 0 ? 0 0 0	(65) Port P1 drive capacity control	(00FE ₁₆)··· 0016
(27)INT1 interrupt control register	(005E16)···· X 0 0 ? 0 0 0	register (66) Data registers (R0/R1/R2/R3)	000016
(28) INT2 interrupt control register	(005F ₁₆)···	(67) Address registers (A0/A1)	000016
(29) Timer Y, Z mode register	(008016)	(68) Frame base register (FB)	000016
(30)Prescaler Y	(008116)··· FF16	(69) Interrupt table register (INTB)	0000016
(31)Timer Y secondary	(008216)··· FF16	(70) User stack pointer (USP)	000016
(32)Timer Y primary	(008316)··· FF16	(71) Interrupt stack pointer (ISP)	000016
(33)Timer Y, Z waveform output	(008416) 0016	(72) Static base register (SB)	000016
control register (34) Prescaler Z	(008516)··· FF16	(73) Flag register (FLG)	000016
(35)Timer Z secondary	(008616)··· FF16	x : Nothing is mapped to this bit	
		? : Undefined The content of other registers and RA	MA'r a lagar tall a dha a'r a a'r a a a

Figure 1.5.4. Device's internal status after a reset is cleared



Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

Figure 1.5.5 shows the processor mode register 0 and 1.




Figure 1.5.5. Processor mode register 0 and 1.






Figure 1.6.1. Location of peripheral unit control registers (1)



016 1116	Timer Y, Z mode register (TYZMR)	00C016 00C116	A-D register (AD)
216	Prescaler Y (PREY) Timer Y secondary (TYSC)	00C116	
316	Timer Y primary (TYPR)	00C316	
416	Timer Y, Z waveform output control register (PUM)	00C416	
516	Prescaler Z (PREZ)	00C516	
616	Timer Z secondary (TZSC)	00C616	
716 816	Timer Z primary (TZPR)	00C7 ₁₆ 00C8 ₁₆	
916	Prescaler 1 (PRE1) Timer 1 (T1)	00C016	
A 16	Timer Y, Z output control register (TYZOC)	00CA ₁₆	
B16		00CB ₁₆	
	Prescaler X (PREX)	00CC16	
	Timer X (TX)	00CD16	
E16 F16	Timer count source set register (TCSS) Clock prescaler reset flag (CPSRF)	00CE16 00CF16	
016		00D016	
116	Timer C counter (TC)	00D116	
216		00D216	
316		00D316	1.0
416 516		00D4 ₁₆ 00D5 ₁₆	A-D control register 2 (ADCON2)
516 616	External input enable register (INTEN)	00D516 00D616	A-D control register 0 (ADCON0)
716	External input onable register (IIVI LIV)	00D016	A-D control register 0 (ADCON0) A-D control register 1 (ADCON1)
816	Key input enable register (KIEN)	00D816	D-A register (DA)
916		00D916	
A16	Timer C control register 0 (TCC0)	00DA16	
B16 C16	Timer C control register 1 (TCC1)	00DB ₁₆	D-A control register (DACON)
D16	Time measurement register (TM)	00DD16	D'A Control register (DACON)
E16		00DE16	
F16		00DF16	
016	UART0 transmit/receive mode register (U0MR)	00E016	Port P0 (P0)
.116 .216	UART0 bit rate generator (U0BRG)	00E116 00E216	Port P1 (P1) Port P0 direction register (PD0)
316	UART0 transmit buffer register (U0TB)	00E316	Port P1 direction register (PD1)
416	UART0 transmit/receive control register 0 (U0C0)	00E416	Port P2 (P2)
516	UART0 transmit/receive control register 1 (U0C1)	00E516	Port P3 (P3)
616	UART0 receive buffer register (U0RB)	00E616	Port P2 direction register (PD2)
716 816	UART1 transmit/receive mode register (U1MR)	00E7 ₁₆ 00E8 ₁₆	Port P3 direction register (PD3) Port P4 (P4)
916	UART1 bit rate generator (U1BRG)	00E916	POR P4 (P4)
A16	` ' '	00EA ₁₆	Port P4 direction register (PD4)
B16	UART1 transmit buffer register (U1TB)	00EB16	, ,
	UART1 transmit/receive control register 0 (U1C0)	00EC16	
D16 E16	UART1 transmit/receive control register 1 (U1C1)	00ED16	
E16	UART1 receive buffer register (U1RB)	00EE16 00EF16	
016	UART transmit/receive control register 2 (UCON)	00F016	
116		00F1 ₁₆	
216		00F216	
316 416		00F316	
416 516		00F4 ₁₆ 00F5 ₁₆	
616		00F616	
716		00F7 ₁₆	
816		00F816	
916		00F916	
A16 B16		00FA ₁₆ 00FB ₁₆	
C16		00FC16	Pull-up control register 0 (PUR0)
D16		00FD16	Pull-up control register 1 (PUR1)
E16		00FE ₁₆	Port P1 drive capacity control register (DRR)
F16		00FF16	

Figure 1.6.2. Location of peripheral unit control registers (2)



Bus Control

During access, the memory areas (ROM, RAM, FLASH, etc.) and the SFR area have different bus cycles. As shown in Table 1.7.1, memory areas can be accessed in one cycle of the CPU operation clock BCLK. The SFR area can be accessed in two cycles of BCLK.

Table 1.7.1. Bus cycles for access areas

Area	Bus cycle
SFR	2 BCLK cycles
Internal ROM/RAM	1 BCLK cycles




Figure 1.7.1. SFR area and memory areas

The memory areas and the SFR area also have different bus widths. The memory areas have a 16-bit bus width, while the SFR area has an 8-bit bus width. Consequently, different operations are used when the areas are accessed in word (16 bits) units. Table 1.7.2 shows the bus cycles that are necessary to access the SFR area and the memory areas.

Table 1.7.2. Cycles for access areas

Area	SFR area	Memory area
Even address byte access	BCLK	BCLK Address Data Address Address
Add address byte access	BCLK Odd X Data Data	BCLK Odd X Data Data
Even address word access	BCLK Address X Even X Even+1 X Data X Data X Data X	BCLK Address \text{Even/even+1}{\text{Vord}} Data
Add address word access	BCLK Odd X Odd+1 X Data X Data X	BCLK Address X Odd X Odd+1 X Data X Data X Data X



Clock Generating Circuit

The clock generating circuit contains three oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 1.8.1. Main clock, sub-clock, and ring oscillator generating circuits

	Main clock generating circuit	Sub clock generating circuit	Ring oscillator generating circuit
Use of clock	CPU's operating clock source	CPU's operating clock source	CPU's operating clock source
	• Internal peripheral units'	 Timer 1/X/Y/Z's count 	Internal peripheral units'
	operating clock source	clock source	operating clock source
			Timer Y's count clock
			source
Usable oscillator (Note)	Ceramic, crystal or RC	Crystal oscillator	_
	oscillator		
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	None (has internal pins)
Oscillation stop/restart function	Available	Available	Available
Oscillator status immediately	Oscillating	Stopped	Oscillating
after reset			
Other	Externally derived clock	_	

Note: When not using the main clock generating circuit, pull up the XIN pin and leave the XOUT pin open. Also, set the main clock stop bit (bit 5 of address 0006) to "1" (stop).

Example of oscillator circuit

Figure 1.8.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.8.2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.8.1 and 1.8.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 1.8.1. Examples of main clock






Figure 1.8.2. Examples of sub-clock

A ring oscillator is built into the microcomputer. The oscillation of the ring oscillator can be used as the BCLK by setting the main clock select bit (bit 2 of address 000C). Lower power consumption can be realized because the oscillating frequency of the ring oscillator is much lower compared to that of XIN. The frequency of the ring oscillator depends on the supply voltage and the operation temperature range. Be careful that variable frequencies and obtain the sufficient margin when designing application products.

Clock Control

Figure 1.8.3 shows the block diagram of the clock generating circuit.




Figure 1.8.3. Clock generating circuit



Clock Generating Circuit

The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After reset, oscillation starts. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the XCOUT pin reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

The BCLK is the clock that drives the CPU. The clock source for BCLK is as follows: (1) the clock derived by dividing the main clock by 1, 2, 4, 8, or 16, (2) fc, or (3) the clock derived by dividing the clock supplied by the ring oscillator circuit (fRING) by 1, 2, 4, 8 or 16. After reset, the BCLK is derived by dividing the fRING by 8. When using an external RC oscillator circuit for the main clock, 1 division of the main clock cannot be selected as BCLK.

The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock

a. f1, f8, f32

The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The peripheral function clock is stopped as follows: (i) by stopping the main clock or (ii) by executing an WAIT instruction after setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1". When using an external RC oscillator circuit for the main clock, f1 cannot be selected as the operation clock of some peripheral devices.

b. fad

This clock has the same frequency as the main clock and is used in A-D conversion.

(5) fC32

This clock is derived by dividing the sub-clock by 32. It is used for the timer 1, timer X, timer Y and timer Z counts. Figure 1.8.6 shows the block diagram of fc32.

(6) fc

This clock has the same frequency as the sub-clock. It is used for BCLK and for the watchdog timer.

(7) fring

This clock is supplied by the ring oscillator circuit. In the ring oscillator mode, the clock divided by the division ratio selected with the main clock division select bit 0 and bit 1(bit 6 at address 000616, and bit 6 and bit 7 at address 000716) is supplied as BCLK. Immediately after reset, 8 divisions of this clock is supplied as BCLK. The ring oscillator oscillation can be set to BCLK when oscillation stop is detected or with the main clock switching bit (bit 2 at address 000C16).



System clock contro	l register 0	(Note 1)		
b7 b6 b5 b4 b3 b2 b1 b0 0 0	Symbol CM0	Address 000616	When reset 4816	
	Bit symbol	Bit name	Function	RW
	Reserved	bit	Always set to "0"	0 0
	CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	00
	CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	00
	CM04	Port Xc select bit	0 : I/O port 1 : Xcin-Xcout generation	00
	CM05	Main clock (XIN-XOUT) stop bit (Note 3,4,5)	0 : On 1 : Off	00
	CM06	Main clock division select bit 0 (Note 7)	0 : CM16 and CM17 valid 1 : Division by 8 mode	00
[CM07	System clock select bit (Note 6)	0 : XIN, XOUT 1 : XCIN, XCOUT	00

- Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
- Note 2: Changes to "1" when shifting to stop mode.

 Note 3: This bit is used to stop the main clock when placing the device in a low-power mode. If you want to operate with XIN after exiting from the stop mode, set this bit to "0". When operating with a self-excited oscillator, set the system clock select bit (CM07) to "1" before setting this bit to "1".
- Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.

 Note 5: If this bit is set to "1", XOUT turns "H". The built-in feedback resistor remains being ON, so XIN turns pulled up to
- XOUT ("H") via the feedback resistor.
- Note 6: Set port Xo select bit (CM04) to "1" before setting this bit to "1". Can not write to both bits at the same time.

 Note 7: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
- Note 8: fc32 is not included. Do not set to "1" when using low-speed, low power dissipation or ring oscillator mode.

System clock control register 1 (Note 1)

h7 h6 h5 h/l h3 h2 h1 h0

b/ b6 l	0 0	Symbol CM1	Address 000716	When reset 2016	
		Bit symbol	Bit name	Function	R W
		CM10	All clock stop control bit (Note 4)	0 : Clock on 1 : All clocks off (stop mode)	00
		Reserved	bit	Always set to "0"	00
		Reserved	bit	Always set to "0"	00
		CM13	XIN oscillation select bit	0 : Ceramic oscillation or crystal oscillation 1 : RC oscillation	00
		CM14	Ring oscillation stop bit	0 : Oscillation enabled 1 : Oscillation stopped (Note 5)	00
		CM15	XIN-XOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	00
1		CM16	Main clock division select bit 1 (Note 3)	0 0 : No division mode 0 1 : Division by 2 mode	00
1		CM17	, ,	1 0 : Division by 4 mode 1 1 : Division by 16 mode	

- Note 1: Set bit 0 of the protect register (address 000A₁₆) to "1" before writing to this register.
- Note 2: This bit changes to "1" when shifting from high-speed/middle-speed mode to stop mode or at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
- Note 3: Can be selected when bit 6 of the system clock control register 0 (address 000616) is "0". If "1", division mode is fixed at 8. Note 4: If this bit is set to "1", XOUT turns "H", and the built-in feedback resistor is ineffective. The mode of power control cannot
- be shifted to the stop mode directly from the oscillator mode.

 Note 5: This bit can be set to "1" only when both the main clock switch bit (CM22) and clock monitor bit (CM23) are set to "0". Moreover, this bit is automatically set to "0" if the main clock switch bit (CM22) is set to "1".

Figure 1.8.4. System clock control registers 0 and 1






Figure 1.8.5. Oscillation stop detection register and clock prescaler reset flag




Figure 1.8.6. fc32 block diagram



Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of BCLK, f1 to f32, fc, fc32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer X operate provided that the event counter mode is set to an external pulse, and UART0 and UART1 function provided an external clock is selected. Table 1.8.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0 before shifting to stop mode. If returning by an interrupt, that interrupt routine is executed. If only a hardware reset is used to cancel stop mode, change the priority level of all interrupt to 0, then shift to stop mode.

When shifting from high-speed/medium-speed mode to stop mode or at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

The stop mode must not be used while operating in the ring oscillator mode.

Table 1.8.2. Port status during stop mode

Pin	States
Port	Retains status before stop mode

Wait Mode

When a WAIT instruction is executed, BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 1.8.3 shows the status of the ports in wait mode. Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 1.8.3. Port status during wait mode

Pin	States		
Port	Retains status before wait mode		



Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.8.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, division by 8 mode is set. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed mode to stop mode or at a reset. The following shows the operational modes of BCLK. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power dissipation mode, sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK. When using an external RC circuit for the main clock, no-division mode must not be used.

(6) Low-speed mode

fc is used as BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub-clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

(8) Ring oscillator mode

This mode sets the ring oscillator as BCLK. The same as when XIN is the main clock, the modes are no division, 2-division, 4-division, 8-division, and 16-division.

Note: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

And, be sure to shift from division by 8 mode when you change it to ring oscillator mode. Shift to other mode after you surely shift to the mode for division by 8 mode when you change it from ring oscillator mode to other mode.





Table 1.8.4. Operating modes dictated by settings of system clock control registers 0 and 1

CM22	CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	0	1	0	0	0	Invalid	Division by 2 mode
0	1	0	0	0	0	Invalid	Division by 4 mode
0	Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
0	1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	0	Invalid	No-division mode
0	Invalid	Invalid	1	Invalid	0	1	Low-speed mode
0	Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode
1	0	1	0	0	Invalid	Invalid	Ring oscillator mode (divided by 2)
1	1	0	0	0	Invalid	Invalid	Ring oscillator mode(divided by 4)
1	Invalid	Invalid	0	1	Invalid	Invalid	Ring oscillator mode(divided by 8)
1	1	1	0	0	Invalid	Invalid	Ring oscillator mode(divided by 16)
1	0	0	0	0	Invalid	Invalid	Ring oscillator mode(no division)



Power Control

This section gives an overview of power control.

Modes

There are three power save modes.

(1) Normal operating mode

· High-speed mode

In this mode, one main clock cycle forms BCLK. The CPU operates on the BCLK. The peripheral functions operate on the clocks specified for each respective function.

Medium-speed mode

In this mode, the main clock is divided into 2, 4, 8, or 16 to form BCLK. The CPU operates on the BCLK. The peripheral functions operated on the clocks specified for each respective function.

· Low-speed mode

In this mode, fc forms BCLK. The CPU operates on the fc clock. fc is the clock supplied by the subclock. The peripheral functions operate on the clocks specified for each respective function.

· Low power-dissipation mode

This mode is selected when the main clock is stopped from low-speed mode. The CPU operates on the fc clock. fc is the clock supplied by the subclock. Only the peripheral functions for which the subclock was selected as the count source continue to run.

· Ring oscillator mode

This mode sets the ring oscillator as BCLK. The ring oscillator can be set to no division, 2-divisions, 4-division, 8-division, or 16-division mode according to the settings for CM06, CM16, and CM17. Increasing the division ratio lowers power consumption. When the microcomputer is operating with the ring oscillator, the XIN clock driver can be stopped by setting the main clock stop bit to "1." This can lower the power dissipation even more.

(2) Wait mode

CPU operation is halted in this mode. The oscillator continues to run.

(3) Stop mode

All oscillators stop in this mode. The CPU and internal peripheral functions all stop. Of all 3 power saving modes, power savings are greatest in this mode. The mode cannot be shifted to the stop mode directly from the ring oscillator mode.

Figure 1.9.1 and 1.9.2 show the transition between each of the three modes, (1), (2), and (3).



Figure 1.9.1. Clock transition (1)




Figure 1.9.2. Clock transition (2)

Oscillation Stop Detection Function

The oscillation stop detection function detects abnormal stopping of the main clock by causes such as opening and shorting of the XIN oscillation circuit. When oscillation stop is detected, an oscillation stop detection interrupt is issued. When an oscillation stop detection interrupt is issued, the ring oscillator in the microcomputer operates automatically and is used as the main clock in place of the XIN clock. This allows interrupt processing.

The oscillation stop detection function can be enabled/disabled with bit 0 and bit 1 of the oscillation stop detection register. When this bit is set to "112," the function is enabled. After the reset is released, the oscillation stop detection function becomes disabled because the bit value is "002."

Table 1.10.1 gives an specification overview of the oscillation stop detection function, Figure 1.10.2 is a configuration diagram of the oscillation stop detection circuit and Figure 1.10.3 shows the configuration of the oscillation stop detection register.

Table 1.10.1. Specification overview of the oscillation stop detection function

ltem	Specification
Oscillation stop detectable clock and	XIN ≥ 2 MHz
frequency bandwidth	
Enabling condition for oscillation stop	When the oscillation stop detection bit (bit 0 of address 000C16)
detection function	and the oscillation stop detection interrupt enable bit (bit 1 of
	address 000C16) are set to "1"
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs
Notes on STOP mode, low power	Before stopping the main clock (XIN-XOUT), set the
dissipation mode, and ring oscillator	oscillation stop detection enable bit to "0" to disable the
mode	oscillation stop detection function. Enable main clock
	(XIN-XOUT) oscillation and after the oscillation stabilizes,
	set the bit to "1" again.
Notes on WAIT mode	If the peripheral function clock is stopped in WAIT mode
	with the WAIT mode peripheral function clock stop bit
	(bit 2 of the address 000616), oscillation stop will be detected.
	Do not stop the peripheral function clock in WAIT mode.






Figure 1.10.1. Oscillation stop detection circuit




Figure 1.10.2. Oscillation stop detection register



Oscillation stop detection bit (CM20)

You can start the oscillation stop detection by setting this bit to "1" and CM21=1 (oscillation stop detection interrupt enabled). The detection is not executed when this bit is set to "0" or in reset status. Be sure to set this bit to "0" before setting for the stop-mode. Set this bit again to "1" after release from stop-mode. Set this bit to "0" also before setting the main clock stop bit (bit 5 at 000616) to "1".

Do not set this bit to "1" if the frequency of XIN is lower than 2 MHz.

An oscillation stop is detected if CM02="1" (peripheral function clock has been set for stop in wait mode) and the mode is shifted to wait.

Oscillation stop detection interrupt enable bit (CM21)

When CM20=1 and CM21=1, an oscillation stop detection interrupt is generated if an abnormal stop of XIN is detected. The ring oscillator starts operation instead of the XIN clock which stopped abnormally. The operation goes further with the main clock supplied from the ring oscillator. For the oscillation stop detection interrupt, judgment on the interrupt condition is necessary, because this interrupt shares the vector table with watchdog timer interrupt. Figure 1.10.3 shows flow of the judgment with oscillation stop detection interrupt processing program.

Main clock switch bit (CM22)

When setting this bit to "1", the ring oscillator is selected as main clock. At this time, the ring oscillator starts simultaneously if it has been stopped (CM14=1). This bit is cleared only when CM23 is "0" (when XIN is oscillating).

If an oscillation stop is detected while both CM20 and CM21 are "1", this bit automatically switches to "1". When this bit is set to "1", the ring oscillation stop bit (bit 4 of address 000716) is automatically set to "0".

Clock monitor bit (CM23)

You can see the operation status of the XIN clock. When this bit is "0", XIN is operating correctly. You can check the oscillation status of XIN when an oscillation stop detection interrupt is generated or after reset. When oscillation stop detection is invalid (CM20="0"), the clock monitor bit is "0".






Figure 1.10.3. Flow of the judgment



Protection

Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.11.1 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P0 direction register (address 00E216) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P0.

If, after "1" (write-enabled) has been written to bit "enables writing to port P0 direction register" (bit 2 at address 000A₁₆), a value is written to any address, the bit automatically reverts to "0" (write-inhibited).

The system clock control registers 0 and 1 and oscillation stop detection register write-enable bit (bit 0 at 000A₁₆) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A₁₆) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 1.11.1. Protect register



Overview of Interrupt

Type of Interrupts

Figure 1.12.1 lists the types of interrupts.




Figure 1.12.1. Classification of interrupts

Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I

flag) or whose interrupt priority can be changed by priority level.

• Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag

(I flag) or whose interrupt priority cannot be changed by priority level.

Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT interrupt

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Reset

Reset occurs if an "L" is input to the RESET pin.

UART0 receive interrupt

UART0 receive interrupt occurs when UART1 is received. This interrupt can be enabled with bit 2 of the INT0 input filter select register (address 001E₁₆).

This interrupt is exclusively for the debugger, do not use it in other circumstances.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Oscillation stop detection/watchdog timer interrupt

Generated by the oscillation stop detection or watchdog timer.

Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the $\overline{\text{INT}}$ instruction uses. Peripheral I/O interrupts are maskable interrupts.

Key-input interrupt

A key-input interrupt occurs if a falling or rising edge is input to the $\overline{\text{KI}}$ pin.

A-D conversion interrupt

This is an interrupt that the A-D converter generates.

UART0 and UART1 transmission interrupt

These are interrupts that the serial I/O transmission generates.

UART0 and UART1 reception interrupt

These are interrupts that the serial I/O reception generates.

Timer X interrupt

This is an interrupts that timer X generates.

Timer Y interrupt

This is an interrupt that timer Y generates.

Timer Z interrupt

This is an interrupt that timer Z generates.

Timer C interrupt

This is an interrupt that timer C generates.

•CNTR0 interrupt

This interrupt occurs if a falling or rising edge is input to the CNTR0 pin.

•TCIN interrupt

This interrupt occurs if a falling edge, rising edge or both edges are input to the TCIN pin. This interrupt also occurs with the RING512.

• INTO to INT3 interrupt

INTO to INT2 interrupts occur if any one of a rising edge, a falling edge or a both-edge is input to the INT pin. INT3 inerrupt occurs if either a falling edge or a both-edge is input to the INT pin.



Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.12.2 shows format for specifying interrupt vector addresses.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 1.12.2. Format for specifying interrupt vector addresses

Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.12.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.12.1. Interrupt and fixed vector address

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC ₁₆ to FFFDF ₁₆	Interrupt on UND instruction
Overflow	FFFE0 ₁₆ to FFFE3 ₁₆	Interrupt on INTO instruction
BRK instruction	FFFE4 ₁₆ to FFFE7 ₁₆	If the vector is filled with FF ₁₆ , program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE8 ₁₆ to FFFEB ₁₆	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC ₁₆ to FFFEF ₁₆	Do not use
Oscillation stop detection/	FFFF0 ₁₆ to FFFF3 ₁₆	
watchdog timer		
DBC (Note)	FFFF4 ₁₆ to FFFF7 ₁₆	Do not use
UART0 receive (Note)	FFFF8 ₁₆ to FFFFB ₁₆	Do not use
Reset	FFFFC ₁₆ to FFFFF ₁₆	

Note: Interrupts used for debugging purposes only.



Variable vector tables

Interrupts

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.12.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 1.12.2. Interrupt causes (variable interrupt vector addresses)

	I		1
Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note)	BRK instruction	Cannot be masked by I flag
Software interrupt number 13	+52 to +55 (Note)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note)	A-D	
Software interrupt number 17	+68 to +71 (Note)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note)	Timer 1	
Software interrupt number 22	+88 to +91 (Note)	Timer X	
Software interrupt number 23	+92 to +95 (Note)	Timer Y	
Software interrupt number 24	+96 to +99 (Note)	Timer Z	
Software interrupt number 25	+100 to +103 (Note)	CNTR0	
Software interrupt number 26	+104 to +107 (Note)	TCIN	
Software interrupt number 27	+108 to +111 (Note)	Timer C	
Software interrupt number 28	+112 to +115 (Note)	ĪNT3	
Software interrupt number 29	+116 to +119 (Note)	ĪNT0	
Software interrupt number 30	+120 to +123 (Note)	ĪNT1	
Software interrupt number 31	+124 to +127 (Note)	INT2	
Software interrupt number 32	+128 to +131 (Note)		
to Software interrupt number 63	to +252 to +255 (Note)	Software interrupt	Cannot be masked by I flag

Note: Address relative to address in interrupt table register (INTB).



Interrupts

Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level select bit, and processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 1.12.3 shows the interrupt control registers.



Interrupt control regis	Sym KUPIC ter ADIC SiTIC(i= SIRIC(i= T1IC TXIC TYIC TZIC CNTR0I TCINIC TCIC INT3IC	0 0,0,1) 005116, C 0,0,1) 005216, C 0 0 0 0 0 0 0			
	Bit symbol	Bit name	Function	R	W
	ILVL0	Interrupt priority level select bit	b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	0	0
	ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	0	0
	ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	0	0
	IR	Interrupt request bit	0 : Interrupt not requested 1 : Interrupt requested	0	O (Note 1)
	for se Note 2: To re gene preca	et (= 1). write the interrupt control rate the interrupt request autions for interrupts.	for reset (= 0), but cannot be acceregister, do so at a point that dos for that register. For details, see When reset E16 XX00X0002 XX00X0002	e no	
	Bit symbol	Bit name	Function	R	W
	ILVL0	Interrupt priority level select bit	b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	0	0
	ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	0	0
	ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	0	0
	IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	0	O (Note 1)
	POL	Polarity select bit	0 : Selects falling edge 1 : Selects rising edge	0	0
	Reserved b	pit	Always set to "0"	0	0
			ite "0". The value, if read,	_	_
,		oit can only be accessed et (= 1).	for reset (= 0), but cannot be acce	esse	d

Figure 1.12.3. Interrupt control register

Interrupt Enable Flag (I Flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 1.12.3 shows the settings of interrupt priority levels and Table 1.12.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- · interrupt enable flag (I flag) = 1
- · interrupt request bit = 1
- · interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 1.12.3. Settings of interrupt priority levels

Interru level s			Interrupt priority level	Priority order
b2 0	b1 0	b0 0	Level 0 (interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	
1	1	1	Level 7	High

Table 1.12.4. Interrupt levels enabled according to the contents of the IPL

	IPL			Enabled interrupt priority levels
Ī	IPL2	IPL ₁	IPL0	
	0	0	0	Interrupt levels 1 and above are enabled
	0	0	1	Interrupt levels 2 and above are enabled
	0	1	0	Interrupt levels 3 and above are enabled
	0	1	1	Interrupt levels 4 and above are enabled
	1	0	0	Interrupt levels 5 and above are enabled
	1	0	1	Interrupt levels 6 and above are enabled
	1	1	0	Interrupt levels 7 and above are enabled
	1	1	1	All maskable interrupts are disabled



Rewrite The Interrupt Control Register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT SWITCH1:

FCLR ; Disable interrupts.

AND.B #00h, 0055h ; Clear T1IC int. priority level and int. request bit.

NOP

NOP

FSET 1 ; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR ; Disable interrupts.

AND.B #00h, 0055h ; Clear T1IC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. **FSET** ; Enable interrupts.

Example 3:

INT SWITCH3:

; Push Flag register onto stack PUSHC FLG

FCLR Τ ; Disable interrupts.

; Clear T1IC int. priority level and int. request bit. AND.B #00h, 0055h

POPC FLG ; Enable interrupts.

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET

Changing the interrupt request bit

When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: MOV



Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however, does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.12.4 shows the interrupt response time.




Figure 1.12.4. Interrupt response time



Interrupts

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 1.12.5.

Table 1.12.5. Time required for executing the interrupt sequence

Interrupt vector address	Stack pointer (SP) value	Without wait
Even	Even	18 cycles (Note 1)
Even	Odd	19 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.




Figure 1.12.5. Time required for executing the interrupt sequence

Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.12.6 is set in the IPL.

Table 1.12.6. Relationship between interrupts without interrupt priority levels and IPL

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer	7
Reset	0
Other	Not changed



Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the 4 high-order bits of the program counter, and 4 high-order bits and 8 low-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 low-order bits of the program counter. Figure 1.12.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 1.12.6. State of stack before and after acceptance of interrupt request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.12.7 shows the operation of the saving registers.

Note: This is the stack pointer indicated by the U flag.




Figure 1.12.7. Operation of saving registers

Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 1.12.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Interrupt Priority Level Judge Circuit

This circuit selects the interrupt with the highest priority level when two or more interrupts are generated simultaneously.

Figure 1.12.9 shows the interrupt resolution circuit.



Reset > UART0 receive > \overline{DBC} > Oscillation stop detection/watchdog timer > Peripheral I/O > Single step > Address match

Figure 1.12.8. Hardware interrupts priorities




Figure 1.12.9. Interrupt resolution circuit



INT Interrupt

INT0 to INT3 are triggered by the edges of external inputs. The edge polarity of INT0 to INT2 is selected using the polarity select bit (bit 4 of addresses 005D16, 005E16 and 005F16). Input to INT0 is available via filter with three different sampling frequencies.

As to external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting the $\overline{\text{INTi}}$ (i=0 to 3) input polarity select bit of the external input enable register (009616) to "1". To select both edges, set the polarity switching bit of the corresponding interrupt control register to "0" (falling edge). To select one edge, set the polarity switching bit of the corresponding interrupt control register to either "1" (raising edge) or "0" (falling edge). Please note that when one edge is selected using $\overline{\text{INT3}}$, the polarity will be a falling edge.

After setting the external input enable register, clear the interrupt request bit, and then enable the corresponding input interrupt. Moreover, you should write to the external input enable bit only under conditions where the corresponding input interrupt is disabled.

Figure 1.12.10 shows the external input related registers.




Figure 1.12.10. External input related registers



INTO Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. You select the sampling clock using the INT0 input Filter Select bits, bits 1 and 0.

INTO interrupt request occurs when the sampled input level matches three times.

When selecting 'sampling with filter', the value of the port P45, if read, will be the value after filtering.

Figure 1.12.11 shows the INTO input filter.




Figure 1.12.11. INTO input filter



CNTR0 interrupt

A CNTR0 interrupt is generated from the selected edge polarity, rising or falling edge, of the CNTR0 input signal. The edge polarity is selected using the CNTR0 polarity select bit (bit 2 of address 008B₁₆). When using the CNTR0 interrupt, the port P17 direction register should be set to input.

When the pulse output mode of timer X is selected, the CNTR0 pin functions as a pulse output pin. In this case, a CNTR0 interrupt occurs by a falling or rising edge output from the CNTR0 pin. The port P17 direction register should also be set to input at this time.

Figure 1.12.12 shows the timer X mode register.




Figure 1.12.12 Timer X mode register



TCIN interrupt

A TCIN interrupt is generated from edges of a TCIN input signal or after 512 divisions of fRING.

To use TCIN input signal, set the time measurement input source switching bit (bit 7 of address 009A₁₆) of timer C control register 0 to "0" (TCIN). The level of input to TCIN pin is sampled by one of three sampling clocks, f1, f8 or f32, selected with the digital filter clock select bit (bits 0 and 1 of address 009B₁₆). The input level is determined when the sampled input level matches three times. (However, if the port P33 is read, the value will be the unfiltered value.) The edge polarity of an interrupt can be rising edge, falling edge, or both edges using the time measurement edge trigger select bits (bits 3 and 4 of address 009A₁₆).

When triggered after 512 divisions of fRING, set the time measurement input source switching bit (bit 7 of address 009A₁₆) to "1" (RING512).

Figure 1.12.13 shows the timer C control registers 0 and 1.




Figure 1.12.13 Timer C control registers 0 and 1



Key Input Interrupt

When the direction register of any of P10 to P13 is set for input and the KIi (i=0 to 3) input enable bit of this port is set for enabled, if a falling or rising edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. Figure 1.12.14 shows the block diagram of the key input interrupts. When the appropriate signal ("L" for a pin that has falling edge selected and "H" for a pin that has rising edge selected) is input to a pin for the input inhibit process has not been executed, inputs to the other pins are not detected as interrupts. You should overwrite the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input enable bit only under conditions where the key input interrupt is disabled. After overwriting the Kli (i=0 to 3) input polarity select

bit or the Kli (i=0 to 3) input enable bit, clear the interrupt request bit, and then enable the key input interrupt.




Figure 1.12.14. Block diagram of key input interrupt

b7 b6 b5 b4 b3 b2 b1 b	0			
	Symb KIEN		When reset 0016	
	Bit symbol	Bit name	Function	R ¦ W
	. KI0EN	KI0 input enable bit	0 : Disabled 1 : Enabled	00
	. KIOPL	KI0 input polarity select bit	0 : Falling edge 1 : Rising edges	00
1	KI1EN	KI1 input enable bit	0 : Disabled 1 : Enabled	00
	. KI1PL	KI1 input polarity select bit	0 : Falling edge 1 : Rising edges	00
	KI2EN	KI2 input enable bit	0 : Disabled 1 : Enabled	00
	KI2PL	KI2 input polarity select bit	0 : Falling edge 1 : Rising edges	00
\	KI3EN	KI3 input enable bit	0 : Disabled 1 : Enabled	00
Ĺ	KI3PL	KI3 input polarity select bit	0 : Falling edge 1 : Rising edges	00

Figure 1.12.15. Key input enable register



Address Match Interrupt

An address match interrupt is generated immediately before the instruction at the address indicated by the address match interrupt register is executed. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figure 1.12.16 shows the address match interrupt-related registers.




Figure 1.12.16. Address match interrupt-related registers

Precautions for Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Even if the address 0000016 is read out by software, "0" is set to the enabled highest priority interrupt source request bit. Therefore, interrupt can be canceled and unexpected interrupt can occur. Do not read address 0000016 by software.

(2) Setting the stack pointer

The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt
before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the
stack pointer before accepting an interrupt. Concerning the first instruction immediately after reset,
generating any interrupts is prohibited.

(3) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTO to INTO regardless of the CPU operation clock.
- When changing a polarity of pins $\overline{\text{INT0}}$ to $\overline{\text{INT3}}$, the interrupt request bit may become "1". Clear the interrupt request bit after changing the polarity. Figure 1.12.17 shows the switching condition of $\overline{\text{INT}}$ interrupt request.




Figure 1.12.17. Switching condition of INT interrupt request

(4) Changing interrupt control register

See "Rewrite The Interrupt Control Register".



Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt or reset is generated when an underflow occurs in the watchdog timer. A watchdog timer interrupt or reset is selected by bit 2 of the processor mode register 1. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16).

When XIN is selected in BCLK

For example, when BCLK is 10MHz and the prescaler division ratio is set to 16, the watchdog timer cycle is approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E₁₆) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E₁₆).

Figure 1.13.1 shows the block diagram of the watchdog timer. Figure 1.13.2 shows the watchdog timer-related registers.




Figure 1.13.1. Block diagram of watchdog timer






Figure 1.13.2. Watchdog timer control and start registers





Timer

The microcomputer has four 8-bit timers and one 16-bit timer. The four 8-bit timers are Timer 1, Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has time measurement function. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading. Table 1.14.1 shows functional comparison.

Table 1.14.1. Functional comparison

Timer1 TimerX TimerY TimerZ TimerC Configuration 8-bit timer 8-bit timer 8-bit timer 8-bit timer 16-bit with 8-bit with 8-bit with 8-bit with 8-bit free-run prescaler prescaler prescaler timer prescaler Count Down Down Down Down Uр Count source (Note) •f1 •f1 •f1 •f1 •f1 •f8 •f8 •f8 •f8 •f8 •f32 •f32 •fRING TmrY underflow •f32 •fc32 •fc32 •fc32 •fc32 Function Timer mode Pulse output mode $\sqrt{}$ Event counter mode Pulse width measurement mode Pulse period $\sqrt{}$ measurement mode Programmable waveform $\sqrt{}$ $\sqrt{}$ generation mode Programmable one-shot $\sqrt{}$ generation mode Programmable wait $\sqrt{}$ one-shot generation mode Time measurement $\sqrt{}$ CNTR₀ **INTO TCIN** Input pin CNTR₀ **TYOUT TZ**OUT Output pin **TX**out TmrX int TmrC int Tmr1 int Related interrupt TmrY int TmrZ int CNTR0 int TCIN int Timer stop

Note: When using an external RC circuit for the main clock, f1 cannot be selected for the count source.



Timer 1

Timer 1 is an 8-bit timer with an 8-bit prescaler. Figure 1.14.1 shows the block diagram of Timer 1. The timer constantly counts an internally generated count source (clock source). The count source after reset is set to f1. The timer cannot stop counting. Table 1.14.2 shows the specifications of Timer 1 and Figure 1.14.2 shows Timer 1 related registers.




Figure 1.14.1. Block diagram of Timer 1

Table 1.14.2. Specifications of Timer 1 (Timer mode)

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)/(m+1) n: Set value of Prescaler 1, m: Set value of Timer 1
Count start condition	After reset
Count stop condition	Disable to stop counting
Interrupt request generation timing	When Timer 1 underflows
Read from timer	Count value can be read out by reading Timer 1 register.
	Same applies to Prescaler 1 register.
Write to timer	When a value is written to Timer 1 register, it is written to both reload register and
	counter.
	Same applies to Prescaler 1 register.






Figure 1.14.2. Timer 1-related register





Timer X

Timer X is an 8-bit timer with an 8-bit prescaler. Figure 1.14.3 shows the block diagram of Timer X. Figures 1.14.4 and 1.14.5 shows the Timer X-related registers.

Timer X has the five operation modes listed as follows:

• Timer mode: The timer counts an internal count source (clock source).

Pulse output mode: The timer counts an internal count source and outputs the pulses

whose polarity is inverted at the timer the timer underflows.

• Event counter mode: The timer counts pulses from an external source.

• Pulse width measurement mode: The timer measures an external pulse's pulse width.

Pulse period measurement mode: The timer measures an external pulse's period.




Figure 1.14.3. Block diagram of Timer X




Figure 1.14.4. Timer X-related registers (1)






Figure 1.14.5. Timer X-related registers (2)



(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.3) Figure 1.14.6 shows the Timer X mode register in timer mode.

Table 1.14.3. Specifications of timer mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)/(m+1) n: Set value of Prescaler X, m: Set value of Timer X
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
CNTR0 pin function	Programmable I/O port, or CNTR0 interrupt input pin
TXOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.




Figure 1.14.6. Timer X mode register in timer mode



(2) Pulse output mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows. (See Table 1.14.4) Figure 1.14.7 shows Timer X mode register in pulse output mode.

Table 1.14.4. Specifications of pulse output mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler X, m: Set value of Timer X
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 output [CNTR0 interruption] (Note)
CNTR0 pin function	Pulse output
TXOUT pin function	Programmable I/O port or pulse output (Inverted waveform of the pulse output from the
	CNTR0 pin)
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	Pulse output function
	Each time the timer underflows, the TXOUT pin's polarity is reversed
	CNTR0 polarity switching function
	The polarity level at starting of pulse output can be selected to be "High" or "Low" with software.

Note: When setting the timer X mode register to pulse output mode, the CNTR0 interrupt request bit becomes "1".

Thus, when using an CNTR0 interrupt, the CNTR0 interrupt request bit must be set to "0" after setting the timer X mode register.




Figure 1.14.7. Timer X mode register in pulse output mode



(3) Event counter mode

In this mode, the timer counts an external signal fed to CNTR0 pin. (See Table 1.14.5) Figure 1.14.8 shows Timer X mode register in event counter mode.

Table 1.14.5. Specifications of event counter mode

Item	Specification	
Count source	External signals fed to CNTRo pin (Active edge is selected by software)	
Count operation	Down count	
	• When the timer underflows, it reloads the reload register contents before continuing	
	counting	
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler X, m: Set value of Timer X	
Count start condition	Count start flag is set (=1)	
Count stop condition	Count start flag is reset (=0)	
Interrupt request generation timing	When Timer X underflows [Timer X interruption]	
	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption]	
CNTR0 pin function	Count source input	
TXOUT pin function	Programmable I/O port	
Read from timer	Count value can be read out by reading Timer X register.	
	Same applies to Prescaler X register.	
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.	
	Same applies to Prescaler X register.	
Select function	CNTR0 polarity switching function	
	The active edge of count source can be selected to be the rising or the falling edge with	
	software.	




Figure 1.14.8. Timer X mode register in event counter mode



(4) Pulse width measurement mode

In this mode, the timer measures the pulse width of an external signal fed to CNTR0 pin. (See Table 1.14.6) Figure 1.14.9 shows the Timer X mode register in pulse width measurement mode. Figure 1.14.10 shows an operation example in pulse width measurement mode.

Table 1.14.6. Specifications of pulse width measurement mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	Continuously counts the selected signal only when the measurement pulse is "H" level,
	or conversely only "L" level.
	When the timer underflows, it reloads the reload register contents before continuing
	counting
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption]
CNTR0 pin function	Measurement pulse input
TXOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	CNTR0 polarity switching function
	The measurement pulse input can be selected to be "H" level width or "L" level width by
	software.




Figure 1.14.9. Timer X mode register in pulse width measurement mode






Figure 1.14.10. Operation example in pulse width measurement mode

(5) Pulse period measurement mode

In this mode, the timer measures the pulse period of an external signal fed to CNTR0 pin. (See Table 1.14.7) Figure 1.14.11 shows the Timer X mode register in pulse period measurement mode.

Table 1.14.7. Specifications of pulse period measurement mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• After valid edge of measurement pulse is input, the timer X reloads contents in the
	reload register and continues counting in underflow of the second prescaler X.
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption or Timer
	X interrupt]
CNTR0 pin function	Measurement pulse input (Note)
TXo∪T pin function	Programmable I/O port
Read from timer	When reading Timer X register, the count value of buffer for read purpose can be read
	out. The buffer of read purpose retains the content of Timer X register upon an active
	edge of measurement pulse, and starts to read the content of Timer X register by read-
	ing Timer X.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	CNTR0 polarity switching function
	The measurement period of pulse input can be selected to be a period from one rising
	edge to the next rising edge or from one falling edge to the next falling edge by software.

Note: Avoid a shorter period pulse input than double prescaler X period. Longer pulse for H width and L width than the prescaler X period should be input to the CNTR0 pin. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.




Figure 1.14.11. Timer X mode register in pulse period measurement mode






Figure 1.14.12. Operation example in pulse period measurement mode



Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers - Timer Y Primary and Timer Y Secondary. Figure 1.14.13 shows the block diagram of Timer Y. Figures 1.14.14 to 1.14.16 show the Timer Y-related registers.

Timer Y has the two operation modes listed as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.




Figure 1.14.13. Block diagram of Timer Y




Figure 1.14.14. Timer Y-related registers (1)






Figure 1.14.15. Timer Y-related registers (2)



۲,	Ϊ		04 	b3	b2	b1	b0	Symbol PUM	Address 008416	When reset 0016		
į				-		-	ļſ	Bit symbol	Bit name	Function	R	W
								TYPUM0	Timer Y primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	0	С
						L.		TYPUM1	Timer Y secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	0	С
					1			TZPUM0	Timer Z primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	0	С
				1				TZPUM1	Timer Z secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	0	С
			į					TYOPL	Timer Y output level latch	Function varies depending on the operation mode	0	С
		ļ						TZOPL	Timer Z output level latch	Function varies depending on the operation mode	0	С
į							[INOSTG	INT0 pin one-shot trigger control bit (Note 4) (Timer Z)	0 : INT0 pin one-shot trigger invalid 1 : INT0 pin one-shot trigger valid	0	С
								INOSEG	TNT0 pin one-shot trigger polarity select bit (Note 3) (Timer Z)	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	0	С
Γim	10	r c	ΛIJ	nt	SO.	urc	Δ (Note 4: This to INTo in polarit	nput polarity select bit (bit y select bit.	setting INT0 input enable bit (bit 0 at address 00961 1 at address 009616), and INT0 pin one-shot trigger	6),	
						urc		Note 4: This k	oit must be set to "1", after nput polarity select bit (bit y select bit.		6),	
								Note 4: This to INTO in polarities setting region Symbol TCSS	oit must be set to "1", after nput polarity select bit (bit ry select bit. Ster Address	1 at address 00961s), and INT0 pin one-shot trigger When reset	6),	
								Note 4: This k INTO i polarit setting regi	oit must be set to "1", after nput polarity select bit (bit ry select bit. Ster Address	1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function	6),	F
								Note 4: This to INTO in polarities setting region Symbol TCSS	oit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16	That address 009616), and INTO pin one-shot trigger When reset 0016 Function 0 0 : ft (Note 1)	6),	F
								Note 4: This to INTO in polarities setting region Symbol TCSS	pit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : f032	6),	t
								Note 4: This to INTO in polarities etting region Symbol TCSS Bit symbol TXCK0	pit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8	6),	
								Note 4: This to INTO in polarities setting region of the setting r	pit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32 b3 b2 0 0 : f1 (Note 1)	6),	
								Note 4: This to INTO in polarities etting region of the setting re	bit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2)	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fc32 b5 b4 0 0 : f1 (Note 1)	6),	
								Note 4: This to INTO in polarities etting region of the setting re	bit must be set to "1", after nput polarity select bit (bit by select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 0: f1 (Note 1) 0 1: f8 1 0: f32 1 1: fc32 b3 b2 0 0: f1 (Note 1) 0 1: f8 1 0: Ring oscillator output (Note 3) 1 1: fc32 b5 b4 0 0 : f1 (Note 1) 0 1: f8 1 0: Timer Y underflow 1 1: fc32	6),	
								Note 4: This to INTO in polarities etting region of the setting region region of the setting region of the set	bit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4)	That address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fc32 b5 b4 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Timer Y underflow 1 1 : fc32 b7 b6 0 0 : f1 (Note 1) 0 1 : f8	6),	
								Note 4: This to INTO in polarities etting region of the setting region region of the setting region of the set	bit must be set to "1", after nput polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4) (Note 5) Timer 1 count source	The standard of the standard o	6),	

Figure 1.14.16. Timer Y-related registers (3)





(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.8) The Timer Y secondary is unused in this mode. Figure 1.14.17 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode.

Table 1.14.8. Specifications of timer mode

Item	Specification
Count source	f1, f8, ring oscillator output, fC32
Count operation	Down count
	When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload
	register is reloaded.)
	• When a counting stops, the timer reloads the content of the reload register before it
	stops.
Divide ratio	1/(n+1)/(m+1) n: Set value of Prescaler Y, m: Set value of Timer Y primary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Y underflows
TYOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer Y primary register.
	Same applies to Prescaler Y register.
Write to timer	When a value is written to Timer Y Primary register, it is written to both reload register
	and counter or written to only reload register. Selected by software.
	Same applies to Prescaler Y register.
Select function	Timer Y write control function
	When a value is written to Timer Y Primary register, it can be selected that the value is
	written to both reload register and counter or written to only reload register.
	Same applies to Prescaler Z register. (Note 2)

Note 1: When the count is stopped, the Timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Y interrupt request flag to "0" before starting counting again.

Note 2: If writing to the Timer Y or prescaler Y under the following conditions being filled at the same time the Timer Y interrupt request flag becomes "1" and an interrupt occurs.

<Conditions>

- Timer Y write control bit (bit 2 of address 0080) is "0" (write to timer and reload register simultaneously)
- Timer Y count start flag (bit 3 of address 0080) is "1" (count start)

To write to the Timer Y or prescaler Y in the above state, disable interrupts before writing.






Figure 1.14.17. Timer Y, Z mode register in timer mode





(2) Programmable waveform generation mode

In this mode, the microcontroller, while counting the set values of Timer Y primary and Timer Y secondary alternately, outputs from the TYOUT pin a waveform whose polarity is inverted each time Timer Y primary or Timer Y secondary underflows. (See Table 1.14.9) A counting starts by counting the set value in the Timer Y primary. Figure 1.14.18 shows Timer Y, Z mode register in programmable waveform generation mode. Figure 1.14.19 shows the operation example.

Table 1.14.9. Specifications of programmable waveform generation mode

Item	Specification
Count source	f1, f8, ring oscillator output, fC32
Count operation	Down count
	 When the timer underflows, it reloads the contents of primary reload register and sec- ondary reload register alternately before continuing counting.
	 When a counting stops, the timer reloads the content of the reload register before it stops.
Divide ratio	fi/(n+1)/((m+1)+(l+1))
	n : Set value of Prescaler Y, m: Set value of Timer Y primary, I: Set value of Timer Y secondary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Y underflows during secondary period
TYou⊤ pin function	Pulse output (Note 2)
Read from timer	Count value can be read out by reading Timer Y primary register.
	Same applies to Prescaler Y register. (Note 3)
Write to timer	When a value is written to Timer Y primary register, it is written to only reload register.
	Same applies to Timer Y secondary register and Prescaler Y register. (Note 4)
Select function	Output level latch select function
	The output level of a waveform being counted during primary and secondary periods is selectable.
	Programmable waveform generation output switching function
	Can select either programmable waveform or the value of Port P32 register for output. (Note 5)
	Waveform extend function (Note 6)
	The waveform output primary period and secondary period can each be extended 0.5
	cycles of the count source
	Frequency when waveform extended: 2xfi/((2x(m+1))+(2x(l+1))+TYPUM0+TYPUM1)
	Duty: $(2x(m+1)+TYPUM0)/((2x(m+1)+TYPUM0)+(2x(l+1)+TYPUM1))$
	m: set value of Timer Y primary, I: set value of Timer Y secondary
	TYPUM0: Timer Y primary waveform extension control bit
	TYPUM1: Timer Y secondary waveform extension control bit

Note 1: When the count is stopped, the Timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Y interrupt request flag to "0" before starting counting again.

- Note 2: When the counting stopped, the pin is the secondary period output level.
- Note 3: Even when counting the secondary period, read out the Timer Y primary register.
- Note 4: The set value of Timer Y secondary register and waveform extension control bits as well as Timer Y primary register are made effective by writing a value to the Timer Y primary register. The written values are reflected to the waveform output from the next primary period after writing to the Timer Y primary register.
- Note 5: The output is switched in sync with timer Y secondary underflow.
- Note 6: When using the waveform extend function, the Prescaler Y register must be set to "0016".






Figure 1.14.18. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable waveform generation mode






Figure 1.14.19. Timer Y operation example in programmable waveform generation mode

■ Programmable waveform generation output switching function

When the Timer Y programmable waveform generation output switching bit (bit 1 at address 008A16) is set to 0, the output from TYOUT is inverted synchronously when the Timer Y secondary underflows.

And when set to 1, the Port P32 register value is output from TYOUT synchronously when the Timer Y secondary underflows.



Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers - Timer Z Primary and Timer Z Secondary. Figure 1.14.20 shows the block diagram of Timer Z. Figures 1.14.21 to 1.14.24 show the Timer Z-related registers.

Timer Z has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source (clock source) or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.




Figure 1.14.20. Block diagram of Timer Z




Figure 1.14.21. Timer Z-related registers (1)




Figure 1.14.22. Timer Z-related registers (2)



┖╤┖╤┖╤┖╤┖	b1 b0 Symbol PUM	Address 0084 ₁₆	When reset 0016	
	Bit symbol	Bit name	Function	R V
	TYPUM0	Timer Y primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	0 0
	TYPUM1	Timer Y secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	0
\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	TZPUM0	Timer Z primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	0
	TZPUM1	Timer Z secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	0 0
1	TYOPL	Timer Y output level latch	Function varies depending on the operation mode	0 0
	TZOPL	Timer Z output level latch	Function varies depending on the operation mode	0
Ĺ	INOSTG	INT0 pin one-shot trigger control bit (Note 4) (Timer Z)	0 : INT0 pin one-shot trigger invalid 1 : INT0 pin one-shot trigger valid	0 0
	INOSEG	TNT0 pin one-shot trigger polarity select bit (Note 3) (Timer Z)	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	0
	INTO POLARI	input polarity select bit (bit ty select bit.	r setting INT0 input enable <u>bit (b</u> it 0 at address 00961 t 1 at address 009616), and INT0 pin one-shot trigger	
	INTO POLARI	input polarity select bit (bit ty select bit.		
	INTO polari Irce setting regis b1 b0 Symbol	input polarity select bit (bit ty select bit. ster Address	t 1 at address 009616), and INTO pin one-shot trigger When reset	
	INTO polari Irce setting regis b1 b0 Symbol TCSS	input polarity select bit (bit ty select bit. Ster Address 008E16	t 1 at address 009616), and INTO pin one-shot trigger When reset 0016	
	INTO polari Irce setting regis b1 b0 Symbol TCSS Bit symbol	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source	t 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1)	RN
	Irce setting regis b1 b0 Symbol TCSS Bit symbol TXCK0	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit	When reset 0016 Function 51 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32	RN
	INTO polari Irce setting regis Symbol TCSS Bit symbol TXCK0 TXCK1	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source	# 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1)	R V
	INTO polari Irce setting regis b1 b0 Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK0	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2)	When reset 0016 Function 51 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32 53 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : F1 (Note 1) 1 : f8 1 0 : f1 (Note 1) 0 1 : f8 1 0 : f1 (Note 1) 0 1 : f8 1 0 : F1 (Note 1)	R V O C
	INTO polari Irce setting regis Irce setting regis Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK1 TYCK1	Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source	When reset 0016 Function Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fc32 b5 b4 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Timer Y underflow 1 1 : fc32	O (O (O (O (O (O (O (O (O (O (
	INTO polari Irce setting regis b1 b0 Symbol TCSS Bit symbol TXCK0 TYCK1 TYCK1 TZCK0	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4)	# 1 at address 009616), and INTO pin one-shot trigger When reset	0 (O (O (O (O (O (O (O (O (O (
imer count sou	Bit symbol TXCK0 TYCK0 TZCK1 TZCK1	input polarity select bit (bit ty select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4) (Note 5) Timer 1 count source	# 1 at address 009616), and INTO pin one-shot trigger When reset	O (O (O (O (O (O (O (O (O (O (

Figure 1.14.23. Timer Z-related registers (3)






Figure 1.14.24. Timer Z-related registers (4)



(1) Timer mode

In this mode, the timer counts an internally generated count source or Timer Y underflow. (See Table 1.14.10) The Timer Z secondary is unused in this mode. Figure 1.14.25 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode.

Table 1.14.10. Specifications of timer mode

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Down count
	When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload
	register is reloaded.)
	When a counting stops, the timer reloads the content of the reload register before
	stopping counting.
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler Z, m: Set value of Timer Z primary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Z underflows
TYOUT pin function	Programmable I/O port
INT0 pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z Primary register, it is written to both reload register
	and counter or written to only reload register. Selected by software.
	Same applies to Prescaler Z register.
Select function	Timer Z write control function
	When a value is written to Timer Z Primary register, it can be selected that the value is
	written to both reload register and counter or written to only reload register.
	Same applies to Prescaler Z register. (Note 2)

Note 1: When the count is stopped, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 2: If writing to the Timer Z or prescaler Z under the following conditions being filled at the same time the Timer Z interrupt request flag becomes "1" and an interrupt occurs.

<Conditions>

- Timer Z write control bit (bit 6 of address 0080) is "0" (write to timer and reload register simultaneously)
- Timer Z count start flag (bit 7 of address 0080) is "1" (count start)

To write to the Timer Z or prescaler Z in the above state, disable interrupts before writing.






Figure 1.14.25. Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode



(2) Programmable waveform generation mode

In this mode, the microcontroller, while counting the set values of Timer Z primary and Timer Z secondary alternately, outputs from the TZOUT pin a waveform whose polarity is inverted each time Timer Z primary or Timer Z secondary underflows. (See Table 1.14.11) A counting starts by counting the value set in the Timer Z primary. Figure 1.14.26 shows Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 1.14.19 shown the Timer Y operating example in programmable waveform generation mode.

Table 1.14.11. Specifications of programmable waveform generating mode

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Down count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
	• When a counting stops, the timer reloads the content of the reload register before it stops.
Divide ratio	fi/(n+1)/((m+1)+(l+1))
	n : Set value of Prescaler Z, m: Set value of Timer Z primary, I: Set value of Timer Z secondary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Z underflows during secondary period
TZOUT pin function	Pulse output (Note 2)
INT0 pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register. (Note 3)
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Timer Z secondary register and Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of an waveform being counted during primary and secondary periods
	is selectable.
	Programmable waveform generation output switching function
	Can select either programmable waveform or the value of Port P31 register for output. (Note 5)
	Waveform extend function ^(Note 6)
	The waveform output primary and secondary periods can each be extended 0.5 cycles
	of the count source
	Frequency when waveform extended: 2xfi/((2x(m+1))+(2x(l+1))+TZPUM0+TZPUM1)
	Duty: (2x(m+1) + TZPUM0) / ((2x(m+1) + TZPUM0) + (2x(l+1) + TZPUM1))
	m: set value of Timer Z primary, I: set value of Timer Z secondary
	TZPUM0: Timer Z primary waveform extension control bit
	TZPUM1: Timer Z secondary waveform extension control bit

Note 1: When the count is stopped, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

- Note 2: When the counting stopped, the pin is the secondary period output level.
- Note 3: Even when counting the secondary period, read out the Timer Z primary register.
- Note 4: The set value of Timer Z secondary register and waveform extension control bits as well as Timer Z primary register are made effective by writing a value to the Timer Z primary register. The written values are reflected to the waveform output from the next primary period after writing to the Timer Z primary register.
- Note 5: The switching of output is synchronized with a timer Z secondary underflow.
- Note 6: When using the waveform extend function, the Prescaler Z register must be set to "0016".

 When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.



b7 b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Addres 008016		
	Dit oumbol	Bit name	Function	R [¦]
	Bit symbol TYMOD0	Timer Y-related bit	Function	
	THMODU	Timer i related bit		0
	. Nothing is When write	assigned. e, set "0". When read, t	he content is "0".	-
	TYWC	Timer Y-related bits		0
	TYS	1		0
	TZMOD0	Timer Z operation mode bit	b5 b4 0 1 : Programmable waveform generation mode (Note 1)	0
	TZMOD1			0
	TZWC	Timer Z write control bit	Set to "1" in programmable waveform generation mode	0
	TZS	Timer Z count start flag	0 : Stops counting (Note 2) 1 : Starts counting	0
Timer Y, Z waveform	befor output con Symbol	e it stops. Read out the trol register Address	", the timer reloads the content of the reload regise count value before you stop the timer. When reset	ster
	befor output con Symbol PUM	trol register	e count value before you stop the timer.	ster
	output con Symbol PUM Bit symbol	re it stops. Read out the trol register Address 008416 Bit name	e count value before you stop the timer. When reset	ster
	befor output con Symbol PUM	e it stops. Read out the trol register Address 008416	when reset	
	output con Symbol PUM Bit symbol TYPUM	re it stops. Read out the trol register Address 008416 Bit name	when reset	
	output con Symbol PUM Bit symbol TYPUM 0 TYPUM	re it stops. Read out the trol register Address 008416 Bit name	when reset	
	Bit symbol TYPUM 0 TYPUM 1	e it stops. Read out the trol register Address 008416 Bit name Timer Y-related bits Timer Z primary waveform extension	When reset 0016 Function 0: No waveform extension	(
	Bit symbol TYPUM 0 TYPUM 1 TZPUM0	e it stops. Read out the trol register Address 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension	When reset 0016 Function 0: No waveform extension 1: Waveform extension (Note) 0: No waveform extension	(
	Bit symbol TYPUM 1 TZPUM0	re it stops. Read out the trol register Address 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension control bit	When reset 0016 Function 0: No waveform extension 1: Waveform extension (Note) 0: No waveform extension	C C C
	Bit symbol TYPUM 1 TZPUM0 TZPUM1 TYOPL	re it stops. Read out the trol register Address 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension control bit Timer Y-related bit Timer Y-related bit	When reset 0016 Function O: No waveform extension 1: Waveform extension (Note) O: No waveform extension 1: Waveform extension (Note) O: No waveform extension 1: Waveform extension 1: Waveform extension 1: Waveform extension 1: Waveform extension (Note)	C C C

Figure 1.14.26. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable waveform generation mode



(3) Programmable one-shot generation mode

In this mode, upon software command or external trigger input (input to the $\overline{\text{INT0}}$ pin), the microcomputer outputs the one-shot pulse from the TZOUT pin. (See Table 1.14.12) When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value of the Timer Z primary. Timer Z secondary is unused in this mode. Figure 1.14.27 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. Figure 1.14.28 shows the Timer Z operation example in this mode.

Table 1.14.12. Specifications of programmable one-shot generating mode

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Downcounts the set value of Timer Z primary
	• When the timer underflows, it reloads the contents of reload register before stopping
	counting.
	• When a counting stops, the timer reloads the contents of the reload register before it
	stops.
Divide ratio	1/(n+1)/(m+1)
	n : Set value of Prescaler Z, m: Set value of Timer Z primary
Count start condition	• Timer Z one-shot start bit is set (=1) (Note 1)
	Valid trigger is input to INT0 pin (Note 2)
Count stop condition	When reloading is completed after count value was set to "0016"
	• When Count start flag is reset (=0) (Note 3)
	• Timer Z one-shot start bit is reset (=0) (Note 3)
Interrupt request generation timing	When count value becomes "0016"
TZo∪T pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of one-shot pulse waveform is selectable.
	• INT0 pin one-shot trigger control function and polarity select function
	The trigger input from the $\overline{\text{INT0}}$ pin can be set to valid or invalid. Also, the valid trigger's
	polarity can be chosen to be the rising edge, falling edge, or rising and falling both
	edges.
	Waveform extend function
	The one-shot pulse waveform can be extended 0.5 cycles of the count source (Note 5)
	Frequency when waveform extended: 2/(n+1)/(2x(m+1)+TZPUM0)
	n: set value of Prescaler Z, m: set value of Timer Z primary
	TZPUM0: Timer Z primary waveform extension control bit

Note 1: Count start flag must have been set to "1".

Note 2: Count start flag must have been set to "1", INTO input enable bit [INTOEN] to "1", and INTO one-shot trigger control bit to "1".

Note 3: When the count is stopped by writing 0 to the count start flag or Timer Z one-shot start bit, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 4: Each set value becomes effective by writing to the Timer Z primary register. And the set values are reflected collectively beginning with the next one-shot pulse after writing to the Timer Z primary.

Note 5: When using the waveform extend function, the Prescaler Z register must be set to "0016".

When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.






Figure 1.14.27. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable one-shot generation mode






Figure 1.14.28. Operation example in programmable one-shot generation mode



(4) Programmable wait one-shot generation mode

In this mode, upon software command or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time. (See Table 1.14.13) When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the Timer Z primary set value after waiting for a given length of time equal to the Timer Z primary set value. Figure 1.14.29 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. Figure 1.14.30 shows the Timer Z operation example in this mode.

Table 1.14.13. Specifications of programmable wait one-shot generating mode

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Downcounts the set value of Timer Z primary
	• When Timer Z primary underflows, the contents of Timer Z secondary is reloaded be-
	fore continuing counting.
	• When Timer Z secondary underflows, the contents of Timer Z primary is reloaded be-
	fore stopping counting.
	• When a counting stops, the timer reloads the contents of the reload register before it stops.
Wait time	fi x (n+1) x (m+1), n : Set value of Prescaler Z, m: Set value of Timer Z primary
One-shot pulse output time	fi x (n+1) x (l+1), n : Set value of Prescaler Z, l: Set value of Timer Z secondary
Count start condition	• Timer Z one-shot start bit is set (=1) (Note 1)
	Valid trigger is input to INT0 pin (Note 2)
Count stop condition	• When reloading is completed after count value at counting Timer Z secondary was set to "0016"
	• When Count start flag is reset (=0) (Note 3)
	• Timer Z one-shot start bit is reset (=0) (Note 3)
Interrupt request generation timing	When count value at counting Timer Z secondary becomes "0016"
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of one-shot pulse waveform is selectable.
	• INTO pin one-shot trigger control function and polarity select function
	The trigger input from the INT0 pin can be set to valid or invalid. Also, the valid trigger's
	polarity is selectable: rising edge, falling edge, or rising and falling both edges.
	Waveform extend function
	Waiting time and one-shot pulse waveform can each be extended 0.5 cycles of the
	count source (Note 5)
	Waiting time when waveform extended: fi x (n+1) x (2x(m+1)+TZPUM0)/2
	One-shot pulse output time when waveform extended: fi x (n+1) x (2x(l+1)+TZPUM1)/2
	n: set value of Prescaler Z, m: set value of Timer Z primary, I: set value of Timer Z secondary
	TZPUM0: Timer Z primary waveform extension control bit, TZPUM1: Timer Z secondary waveform extension control bit

Note 1: Count start flag must have been set to "1".

Note 5: When using the waveform extend function, the Prescaler Z register must be set to "0016". When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.



Note 2: Count start flag must have been set to "1", INTO input enable bit [INTOEN] to "1", and INTO one-shot trigger control bit to "1"

Note 3: When the count is stopped by writing 0 to the count start flag or Timer Z one-shot start bit, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 4: Each set value becomes effective by writing to the Timer Z primary register. And the set values are reflected

collectively beginning with the next one-shot pulse after writing to the Timer Z primary.

Timer Y, Z mode reg		Address 008016			
	Bit symbol	Bit name	Function	R	W
	- TYMOD0	Timer Y-related bit		0	0
1	. Nothing is When write	assigned. e, set "0". When read, t	he content is "0".	-	
	TYWC	Timer Y-related bits		0	0
	- TYS			0	0
	TZMOD0	Timer Z operation mode bit	1 1 : Programmable wait one-shot generation mode (Note 1)	0	0
	TZMOD1			0	0
	TZWC	1: Set to "1" in progra	ammable wait one-shot generation mode	0	0
<u> </u>	TZS	Timer Z count start flag	0 : Stops counting (Note 2) 1 : Starts counting	0	0
Timer Y, Z waveform	output con Symbol PUM	trol register Address 008416	When reset 0016		
	Bit symbol	Bit name	Function		RW
<u> </u>	TYPUM0	Timer Y-related bits			00
	TYPUM1				00
	TZPUM0	Timer Z primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)		00
	TZPUM1	Timer Z secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)		00
	TYOPL	Timer Y-related bit			00
	TZOPL	Timer Z output level latch	0 : Outputs "H" level one-shot pulse. "L" is outputted when the timer is stoppe 1 : Outputs "L" level one-shot pulse "H" is outputted when the timer is stoppe		00
	INOSTG	INT0 pin one-shot trigger control bit	0 : INT0 pin one-shot trigger invalid 1 : INT0 pin one-shot trigger valid (Note :	3)	00
	INOSEG	INT0 pin one-shot trigger polarity select (Note			00
'	Note 2: This b	setting this bit to "1 <u>", thit is valid only when IN</u> e-edge).	To input polarity select bit (bit 1 at address 0096), set the INTO input filter select bit (bit 0, 1 of	16) is	•

Figure 1.14.29. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable wait one-shot generation mode






Figure 1.14.30. Operation example in programmable wait one-shot generation mode

Timer C

Timer C is a 16-bit free-running timer. Figure 1.14.31 shows the block diagram of Timer C. The Timer C uses an edge input to TCIN pin or the output of 512 fRING divisions as trigger to latch the timer count value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 1.14.14 shows Timer C specifications. Figure 1.14.32 shows Timer C-related registers. Figure 1.14.33 shows an operation example of Timer C and timer measurement register.




Figure 1.14.31. Block diagram of Timer C

Table 1.14.14. Specifications of Timer C

Item	Specification
Count source	f1, f8, f32
Count operation	• Up count
	Transfer counter value to time measurement register at active edge of
	measurement pulse
	Do not reset counter value even if active edge is detected
Count start condition	• Time measurement control bit is set (=1)
Counter stop condition	• Time measurement control bit is reset (=0)
Interrupt request generation timing	When active edge of measurement pulse is input [TCIN interrupt]
	When the time underflows [Timer C interrupt]
TCIN pin function	Measurement pulse input
Count value reset timing	When time measurement control bit is reset (=0)
Read from timer (Note)	Count value can be read out by reading Timer C. (Note)
	• Count value at measurement pulse active edge input can be read out by reading time
	measurement register.
Write to timer	Cannot write to Timer C and time measurement register
Select function	Measurement pulse active edge: selectable (rising edge/falling edge/both edges)
	Measurement pulse: selectable (input from TCIN pin/512 divisions of fRING)
	Digital filter sampling frequency: selectable (f1/f8/f32)

Note: The Timer C and the timer measurement register must be read in word-size.



Timer C Symbol Address When reset TC 009116, 009016 Indeterminate **Function** R W O X Internal count source is counted Time measurement register (b15) Symbol Address When reset 009C16, 009D16 TM Indeterminate Function RW When active edge of measurement pulse is input, the count value of O:X Timer C is stored (Note) Note: When time measurement is disabled, the value is indeterminate. After enabling time measurement, the value is indeterminate until the first trigger is generated. Timer C control register 0 Symbol Address When reset TĆC0 009A₁₆ 0XX000002 Bit symbol Function R W Bit name TCC00 Time measurement control bit 0 : Time measurement disabled 0 0 1: Time measurement enabled Timer C clock select bit TCC01 0 0 : f1 (Note 2) 0 1 : f8 1 0 : f32 0 0 TCC02 (Note 1) 11: Inhibit Time measurement input edge TCC03 0 0 : Rising edge trigger bit 0 1 : Falling edge 0 0 TCC04 10: Both edges (Note 1) 11: Inhibit Nothing is assigned. When write, set "0". When read, their contents are "0". Time measurement input 0: TCIN TCC07 source switching bit 0 0 1: RING512 (Note 1) (Note 3) Note 1: Change this bit when time measurement is disabled. Note 2: When using an external RC circuit for the main clock, f1 cannot be selected for the Timer C clock. Note 3: Set the ring oscillation stop bit (CM14) to "0" before setting this bit to "1". Timer C control register 1 b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset TCC1 009B₁₆ XXXXXX112 Bit symbol R W Bit name Function TCC10 Digital filter clock select bit 0 0 : Cannot be used 0 0 0 1 : f1 TCC11 10:f8 (Note) 11:f32 Nothing is assigned. When write, set "0". When read, their contents are "0". Note : Input edge becomes active when the same value from TCIN pin is sampled three times in succession.

Figure 1.14.32. Timer C-related register






Figure 1.14.33. Operation example of Timer C and time measurement register



Serial I/O

Serial I/O is configured as two channels: UART0 and UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.15.1 shows the block diagram of UARTi (i=0,1). Figure 1.15.2 shows the block diagram of the transmit/receive unit.

UART0 has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 00A016 and 00A816) determine whether UART0 is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART1 have almost the same functions.

Figures 1.15.3 through 1.15.5 show the registers related to UARTi.




Figure 1.15.1. Block diagram of UARTi (i = 0, 1)






Figure 1.15.2. Block diagram of transmit/receive unit




Figure 1.15.3. Serial I/O-related registers (1)

b5 b4 b3 b2 b		Symbol Addres MR(i=0,1) 00A016, 00	0A816 0016		
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R
	SMD0	Serial I/O mode select bit	Must be fixed to 001	b2 b1 b0 1 0 0 : Transfer data 7 bits long	0
	SMD1		0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 1 : Inhibited	1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid	0
	SMD2		☐ 1 1 1 : Inhibited ☐	0 1 0 : Inhibited 0 1 1 : Inhibited _1 1 1 : Inhibited	0
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note)	0 : Internal clock 1 : External clock	0
	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	0
İ	PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0
	PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	0
	Reserve	d bit	Must always be set to "0"		0
RTi transmit/1	b1 b0	trol register 0 Symbol Addres C0(i=0,1) 00A416, 00			
6 b5 b4 b3 b2	b1 b0	Symbol Addres C0(i=0,1) 00A416, 00	DAC16 0816 Function (Note)	Function	Ţ
6 b5 b4 b3 b2	b1 b0 Uid	Symbol Addres CO(i=0,1) 00A416, 00 Bit name	OAC16 0816	Function (During UART mode)	R
6 b5 b4 b3 b2	b1 b0 Uid Bit symbol	Symbol Addres C0(i=0,1) 00A416, 00	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected	0
6 b5 b4 b3 b2	b1 b0 Uid Bit symbol CLK0 CLK1	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected	(During UART mode) b1 b0 0 0 : f1 is selected	-
6 b5 b4 b3 b2	b1 b0 Uid Bit symbol	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected Must set to "0".	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0
6 b5 b4 b3 b2	b1 b0 Uid Bit symbol CLK0 CLK1	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0
6 b5 b4 b3 b2	b1 b0 Bit symbol	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit ved bit Transmit register empty flag g is assigned.	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected Must set to "0". 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission)	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f3z is selected 1 1 : fc is selected 0 1 : fb is selected 1 1 : fc is selected	0 0
6 b5 b4 b3 b2	b1 b0 Bit symbol	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit ved bit Transmit register empty flag g is assigned.	Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected Must set to "0". 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f3z is selected 1 1 : fc is selected 0 1 : fb is selected 1 1 : fc is selected	0 0
6 b5 b4 b3 b2	b1 b0 Bit symbol CLK0 CLK1 Reserv TXEPT Nothing In an a	Brit name Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f82 is selected 1 1 : fc is selected Must set to "0". 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) write "0". The value, if read, turn 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel	(During UART mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : fc is selected 0 1 : fb is selected 1 1 : fc is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) ns out to be "0".	0 0	

Figure 1.15.4. Serial I/O-related registers (2)



UARTi transmit/receive control register 1 b3 b2 b1 b0 Symbol Address When reset UiC1(i=0,1) 00A516,00AD16 0216 Function (Note 1) Bit Function Bit name (During clock synchronous R W symbol (During UART mode) serial I/O mode) TE Transmit enable bit 0: Transmission disabled 0: Transmission disabled 00 1: Transmission enabled 1: Transmission enabled Transmit buffer ΤI 0 : Data present in Data present in empty flag transmit buffer register transmit buffer register OX 1 : No data present in No data present in transmit buffer register transmit buffer register RE Receive enable bit 0: Reception disabled Reception disabled 00 1: Reception enabled 1 : Reception enabled RI 0 : No data present in Receive complete flag 0 : No data present in receive buffer register receive buffer register O X 1 : Data present in Data present in receive buffer register receive buffer register Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be "0". Note: As for the UART1, set the RXD1 input port select bit before setting this bit to reception enabled. UART transmit/receive control register 2 b7 b6 b5 b4 b3 b2 b1 b0

b/ b6 b5 b4 b3 b2 b1 b0		Symbol Addres JCON 00B01			
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	RW
	UOIRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	00
	U1IRS	UART1 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	00
	U0RRM	UART0 continuous receive mode enable bit	Continuous receive mode disabled Continuous receive mode enable	Invalid	00
	U1RRM	UART1 continuous receive mode enable bit	Continuous receive mode disabled Continuous receive mode enable	Invalid	00
	CLKMD0	CLK/CLKS select bit 0	Valid when bit 5 = "1" 0 : Clock output to CLK1 1 : Clock output to CLKS1	Invalid	00
	CLKMD1	CLK/CLKS select bit 1 (Note 1)	0 : Normal mode (CLK output is CLK0 only) 1 : Transfer clock output from multiple pins function selected	Fixed to "0"	00
	RXD1EN	RxD1 input port select bit (Note 2)	0 : P37 1 : P35	0 : P37 1 : P35	00
	Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be "0".				

Note 1: When using multiple pins to output the transfer clock, the following requirements must be met:

• UART1 internal/external clock select bit (bit 3 at address 00A016) = "0".

Note 2: For P37, select "0" for data receive, and "1" for data transfer. And set the direction register of port P37 to input ("0") when receiving.

Figure 1.15.5. Serial I/O-related registers (3)



(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. (See Table 1.15.1.) Figure 1.15.6 shows the UARTi transmit/receive mode register.

Table 1.15.1. Specifications of clock synchronous serial I/O mode

Item	Specification				
Transfer data format	Transfer data length: 8 bits				
Transfer clock	• When internal clock is selected (bit 3 at address 00A016,00A816 = "0") : fi/ 2(n+1) (Note 1)				
	fi = f1, f8, f32, fc				
	• When external clock is selected (bit 3 at address 00A016,00A816 = "1") : Input from CLKi pin				
Transmission start	To start transmission, the following requirements must be met:				
condition	- Transmit enable bit (bit 0 at address 00A516,00AD16) = "1"				
	- Transmit buffer empty flag (bit 1 at addresses 00A516,00AD16) = "0"				
	• Furthermore, if external clock is selected, the following requirements must also be met:				
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "0": CLKi input level = "H"				
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "1": CLKi input level = "L"				
Reception start	To start reception, the following requirements must be met:				
conditio	- Receive enable bit (bit 2 at address 00A516,00AD16) = "1"				
	- Transmit enable bit (bit 0 at address 00A516,00AD16) = "1"				
	- Transmit buffer empty flag (bit 1 at address 00A516,00AD16) = "0"				
	• Furthermore, if external clock is selected, the following requirements must also be met:				
	CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "0": CLKi input level = "H"				
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "1": CLKi input level = "L"				
Interrupt request	When transmitting				
generation timing	- Transmit interrupt cause select bit (bit 0 and bit 1 at address 00B016) = "0": Inter-				
	rupts requested when data transfer from UARTi transfer buffer register to UARTi				
	transmit register is completed				
	- Transmit interrupt cause select bit (bit 0 and bit 1 at address 00B016) = "1": Inter-				
	rupts requested when data transmission from UARTi transfer register is completed				
	When receiving				
	- Interrupts requested when data transfer from UARTi receive register to UARTi re-				
	ceive buffer register is completed				
Error detection	Overrun error (Note 2)				
	This error occurs when the next data is ready before contents of UARTi receive				
	buffer register are read out				
Select function	CLK polarity selection				
	Whether transmit data is output/input at the rising edge or falling edge of the transfer				
	clock can be selected				
	LSB first/MSB first selection				
	Whether transmission/reception begins with bit 0 or bit 7 can be selected				
	Continuous receive mode selection				
	Reception is enabled simultaneously by a read from the receive buffer register				
	Transfer clock output from multiple pins selection				
	UART1 transfer clock can be chosen by software to be output from one of the two pins set				
	RxD1 input pin selection				
	UART1 RxD1 can be chosen by software to be input to one of the two pins set				

Note 1: "n" denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.






Figure 1.15.6. UARTi transmit/receive mode register in clock synchronous serial I/O mode

Table 1.15.2 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins is <u>not selected</u>. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.15.2. Input/output pin functions in clock synchronous serial I/O mode

Function	Pin name	Method of selection	Remarks
Serial data output	TxD0 (P14)		Port P14 cannot be used as an I/O port even when performing only serial data input but not serial data output)
	TxD1 (P37)	RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P37 cannot be used as an I/O port even when performing only serial data input but not serial data output)
Serial data input	RxD0 (P15)	Port P15 direction register (bit 5 at address 00E116)= "0"	Port P15 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P35)	Port P35 direction register (bit 5 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P35 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P37)	Port P37 direction register (bit 7 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "0"	When setting Port P37 as RxD1, serial data output cannot be performed. Port P35 can be used as an I/O port.
Transfer clock output	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at addresses 00A016 and 00A816) = "0"	
Transfer clock input	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at address 00A016 and 00A816) = "1" Ports P16 and P36 direction register (bit 6 at address 00E316 and 00E716) = "0"	

(When transfer clock output from multiple pins is <u>not selected</u>)






Figure 1.15.7. Typical transmit/receive timings in clock synchronous serial I/O mode



(a) Polarity select function

As shown in Figure 1.15.8, the CLK polarity select bit (bit 6 at addresses 00A416 and 00AC16) allows selection of the polarity of the transfer clock.




Figure 1.15.8. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 1.15.9, when the transfer format select bit (bit 7 at addresses 00A416 and 00AC16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 1.15.9. Transfer format



(c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 00B016). (See Figure 1.15.10.) The multiple pins function is valid only when the internal clock is selected for UART1.




Figure 1.15.10. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 00B016) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) RxD1 input pin selection function (UART1)

This function allows the setting two RxD1 input pins and choosing one of the two to input serial data by using the RxD1 input pin select bit (bits 6 at address 00B016).

When selecting "1" (P35) for RxD1 input pin select bit, P37 functions as TxD1 output pin. When selecting "0" (P37), serial data output cannot be performed. However, P35 can be used as an input/output port.



(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. (See Table 1.15.3.) Figure 1.15.11 shows the UARTi transmit/receive mode register.

Table 1.15.3. Specifications of UART Mode

Item	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 00A016, 00A816 = "0"):
	fi/16(n+1) (Note 1) $fi = f1, f8, f32, fC$
	• When external clock is selected (bit 3 at addresses 00A016="1"):
	fEXT/16(n+1) (Note 1) (Note 2)
Transmission start	To start transmission, the following requirements must be met:
condition	- Transmit enable bit (bit 0 at addresses 00A516, 00AD16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 00A516, 00AD16) = "0"
Reception start condi-	To start reception, the following requirements must be met:
tion	- Receive enable bit (bit 2 at addresses 00A516, 00AD16) = "1"
	- Start bit detection
Interrupt request gen-	When transmitting
eration timing	- Transmit interrupt cause select bits (bits 0,1 at address 00B016) = "0":
	Interrupts requested when data transfer from UARTi transfer buffer register
	to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 00B016) = "1":
	Interrupts requested when data transmission from UARTi transfer register is
	completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	• Framing error
	This error occurs when the number of stop bits set is not detected
	• Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
	encountered
Select function	• RxD1 input pin selection
	UART1 RxD1 can be chosen by software to be input to one of the two pins set

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: fext is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.






Figure 1.15.11. UARTi transmit/receive mode register in UART mode

Table 1.15.4 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 1.15.4. Input/output pin functions in UART mode

Function	Pin name	Method of selection	Remarks
Serial data output	TxD0 (P14)		Port P14 cannot be used as an I/O port even when performing only serial data input but not serial data output)
	TxD1 (P37)	RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P37 cannot be used as an I/O port even when performing only serial data input but not serial data output)
Serial data input	RxD0 (P15)	Port P15 direction register (bit 5 at address 00E116)= "0"	Port P15 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P35)	Port P35 direction register (bit 5 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P35 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P37)	Port P37 direction register (bit 7 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "0"	When setting Port P37 as RxD1, serial data output cannot be performed. Port P35 can be used as an I/O port.
Transfer clock input	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at address 00A016 and 00A816) = "1" Ports P16 and P36 direction register (bit 6 at address 00E316 and 00E716) = "0"	Ports P16 and P36 can be used as an I/O port when not performing transfer clock input. In this case, set the internal/external clock select bit to "0".






Figure 1.15.12. Typical transmit timings in UART mode






Figure 1.15.13. Typical receive timing in UART mode

(a) RxD1 input pin selection function (UART1)

This function allows the setting two RxD1 input pins and choosing one of the two to input serial data by using the RxD1 input pin select bit (bits 6 at address 00B016).

When selecting "1" (P35) for RxD1 input pin select bit, P37 functions as TxD1 output pin. When selecting "0" (P37), serial data output cannot be performed. However, P35 can be used as an input/output port.



A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P00 to P07, P10 to P13, P40 and P41 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 00D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after connecting to VREF.

The result of A-D conversion is stored in the A-D registers. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 1.16.1 shows the performance of the A-D converter. Figure 1.16.1 shows the block diagram of the A-D converter, and Figures 1.16.2 and 1.16.3 show the A-D converter-related registers.

Table 1.16.1. Performance of A-D converter

Item		Performance					
Method of A-D conversion	Successive approximat	ion (capacitive coupling amplifier)					
Analog input voltage (Note 1)	V to Vcc						
Operating clock \$\phiAD\$ (Note 2)	/CC = 5V fAD, divide	-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)					
	/cc = 3V divide-by-	2 of fAD, divide-by-4 of fAD, fAD=f(XIN)					
Resolution	B-bit or 10-bit (selectab	le)					
Absolute precision	/cc = 5V • Without s	sample and hold function					
	±3LSB						
	• With san	ple and hold function (8-bit resolution)					
	±2LSB • With sample and hold function (10-bit resolution)						
	 With sample and hold function (10-bit resolution) 						
	ANo to AN11 input : ±3LSB						
	ANEX ₀	and ANEX1 input (including mode in which external					
	operati	on amp is connected) : ±7LSB					
	/cc = 3V • Without s	sample and hold function (8-bit resolution)					
	±2LSB						
Operating modes	One-shot mode and rep	peat mode (Note 3)					
Analog input pins	2 pins (AN ₀ to AN ₁₁) -	2 pins (ANEX ₀ to ANEX ₁)					
A-D conversion start condition	Software trigger						
	A-D conversion starts	when the A-D conversion start flag changes to "1"					
Conversion speed per pin	Without sample and hold function						
	8-bit resolution: 49 \$\phiAD \text{ cycles}, 10-bit resolution: 59 \$\phiAD \text{ cycles}						
	With sample and hold	function					
	8-bit resolution: 28 φΑ	Cycles, 10-bit resolution: 33 \$\phiAD Cycles					

Note 1: Does not depend on use of sample and hold function.

Note 2: Divide fAD if (XIN) exceeds 10MHz, and make φAD equal to or lower than 10MHz. Also if Vcc is less than 4.2V or an external RC circuit is used for the main clock, divide fAD and make φAD equal to or lower than fAD/2.

Without sample and hold function, set the \$\phiAD\$ frequency to 250kHz min.

With the sample and hold function, set the ϕAD frequency to 1MHz min.

Note 3: In repeat mode, only 8-bit mode can be used.






Figure 1.16.1. Block diagram of A-D converter






Figure 1.16.2. A-D converter-related registers (1)






Figure 1.16.3. A-D converter-related registers (2)

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. (See Table 1.16.2.) Figure 1.16.4 shows the A-D control register in one-shot mode.

Table 1.16.2. One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	End of A-D conversion (A-D conversion start flag changes to "0")
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of ANo to AN11, as selected
Reading of result of A-D converter	Read A-D register




Figure 1.16.4. A-D conversion register in one-shot mode



(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. (See Table 1.16.3.) Figure 1.16.5 shows the A-D control register in repeat mode.

Table 1.16.3. Repeat mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of ANo to AN11, as selected (Note)
Reading of result of A-D converter	Read A-D register (at any time)

Note: AN4 to AN7 can be used in the same way as for AN8 to AN11.




Figure 1.16.5. A-D conversion register in repeat mode



Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 00D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ØAD cycle is achieved with 8-bit resolution and 33 ØAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEXo and ANEXo can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 00D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital.

When bit 6 of the A-D control register 1 (address 00D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital.

External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX₀ and ANEX₁, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 00D716) is "1" and bit 7 is "1", input via AN0 to AN11 is output from ANEXo. The input from ANEX1 is converted from analog to digital and the result stored in the A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEXo and ANEX1 pins directly. Figure 1.16.6 is an example of how to connect the pins in external operation amp mode.




Figure 1.16.6. Example of external op-amp connection mode



D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains one independent D-A converter of this type. D-A conversion is performed when a value is written to the corresponding D-A register. Bit 0 (D-A output enable bit) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed. When D-A output is set for enabled, the corresponding port is inhibited to be pulled up.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

V = VREF X n / 256 (n = 0 to 255)

VREF: reference voltage

Table 1.17.1 lists the performance of the D-A converter. Figure 1.17.1 shows the block diagram of the D-A converter, Figure 1.17.2 shows the D-A control register and Figure 1.17.3 shows D-A converter equivalent circuit.

Table 1.17.1. Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	1 channel




Figure 1.17.1. Block diagram of D-A converter






Figure 1.17.2. D-A control register




Figure 1.17.3. D-A converter equivalent circuit

Programmable I/O Ports

There are 34 programmable I/O ports: P0 to P4 (when M30102). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

Figures 1.18.1 to 1.18.4 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 1.18.5 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

(2) Port registers

Figure 1.18.6 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 1.18.7 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

(4) Port P1 drive capacity control register

Figure 1.18.7 shows a structure of the port P1 drive capacity control register.

This register is used to control the drive capacity of the port P1's N-channel output transistor. Each bit in this register corresponds one for one to the port pins.






Figure 1.18.1. Programmable I/O ports (1)






Figure 1.18.2. Programmable I/O ports (2)






Figure 1.18.3. Programmable I/O ports (3)






Figure 1.18.4. Programmable I/O ports (4)






Figure 1.18.5. Direction register




Figure 1.18.6. Port register




Figure 1.18.7. Pull-up control register



Example connection of unused pins

Table 1.18.1. Example connection of unused pins

Pin name	Connection
Ports P0 to P4	After setting for input mode, connect every pin to Vss (pull-down) via a resistor; or after setting for output mode, leave these (Nivsteen) in.
XOUT (Note 2)	Open
VREF	Connect to Vss
XIN (Note 3)	Connect to Vcc (pull-up) via a resistor

- Note 1: Connect unused pins as described above. If connected otherwise, power supply current may increase due to flow-through current on Schmitt circuit in the port.
- Note 2: With external clock input to XIN pin, or the main clock oscillation circuit isn't used.
- Note 3: When the main clock oscillation circuit isn't used, connect XIN pin to VCC (pull-up), leave XOUT pin open.or set main clock stop bit (bit 5 at address 000616) to "1"(STOP).



Precautionary Notes in Using the Device

Serial I/O

(1) When reading data from the UARTi receive buffer in the clock asynchronous serial I/O mode, data should be read high-byte first then low-byte using byte-size. If data is read as low-byte then high-byte or in word-size, the framing error and parity error flags are cleared.

A code example is shown below.

MOV.B 00A7H. R0H ; Read the high-byte of UART0 receive buffer register MOV.B 00A6H. R0L ; Read the low-byte of UART0 receive buffer register

(2) When writing data to the UARTi transmit buffer register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte using byte-size.

A code example is shown below.

MOV.B #XXH, 00A3H ; Write the high-byte of UART0 transmit buffer register MOV.B #XXH, 00A2H ; Write the low-byte of UART0 transmit buffer register

A-D Converter

- (1) Only write to each bit (except bit 6) of the AD Control Register 0, or each bit of the AD Control Register 1, or bit 0 of the AD Control Register 2 when AD conversion is stopped (before a trigger occurs).
 - When the Vref Connection Bit is changed from "0" to "1", wait 1 μs or longer before starting AD conversion.
- (2) When changing AD operation mode, select an analog pin again.
- (3) One Shot Mode
 - Read the AD register only after confirming AD conversion is completed, which can be determined by using the AD conversion interrupt.
- (4) Repeat Mode
 - Use the undivided main clock as the internal CPU clock when using this mode. The main clock can be divided by an internal divider circuit but make sure that you use main clock when using this mode.
- (5) If A-D conversion is forcibly terminated while in progress by setting the ADST bit of ADCON0 register to 0 (A-D conversion halted), the conversion result of the A-D converter is indeterminate. If the ADST bit is cleared to 0 in a program, ignore the value of AD register.

Stop and Wait Mode

(1) You must put at least four NOPs after a stop (All-Clock Stop Bit to "1") or a wait instruction. When switching to a stop or wait mode, 4 instructions are prefetched after the stop or wait instruction. And so, ensure that at least four NOPs follow the stop or wait instruction.



Stop Mode

(1) After returning from stop mode, an unexpected operation may occur (for example, undefined instruction interrupt, BRK instruction interrupt, etc.).

Execute a JMP.B instruction after an instruction to write data to the all clock stop control bit. A program example is described as follows:

```
MOV.B:S #21H, CM1; writing to the all clock stop control bit to "1"(stop mode)

JMP.B L1

L1:

NOP

NOP

NOP

NOP
```

Interrupts

- (1) Reading Address 0 by Firmware
 - Please do not read address 0 by firmware. In the CPU's interrupt processing sequence, when a
 maskable interrupt occurs, the interrupt information (interrupt no. and interrupt request level) are read
 from address 0. This read in turn, clears the interrupt request bit to "0" even pending with higher request
 level. Reading address 0 by firmware may cause interrupt cancellation or unexpected interrupts so
 please do not read address 0 by firmware.
- (2) Stack Pointer
 - Set the value of the stack pointer before accepting interrupts. Immediately after a reset, the value of the stack pointer is 000016. Accepting an interrupt before setting a value of the stack pointer may produce unpredictable results (runaway program, etc.) Make sure that you set the value of the stack pointer before accepting interrupts.
- (3) External interrupts
 - Clear the interrupt request bit to "0" when the INT0 INT3 polarity is changed. The reason being is that an interrupt request may be generated when the polarity is changed.
- (4) Rewriting the Interrupt Control Register
 - When rewriting the Interrupt Control Register, do it at a point where it does not generate an interrupt request for that register. If there is a possibility that an interrupt may occur, disable the interrupt before rewriting. Examples are shown below.

```
Example 1:
```

```
INT_SWITCH1:
FCLR I ; Disable interrupts.
AND.B #00h, 0055h ; Clear T1IC int. priority level and int. request bit.
NOP ;
NOP
FSET I ; Enable interrupts.
```



Usage precaution

Example 2:

INT_SWITCH2:

FCLR | ; Disable interrupts.

AND.B #00h, 0055h ; Clear T1IC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.

Example 3:

INT SWITCH3:

PUSHC FLG ; Push Flag register onto stack

FCLR | ; Disable interrupts.

AND.B #00h, 0055h ; Clear T1IC int. priority level and int. request bit.

POPC FLG ; Enable interrupts.

Note: The reason why two NOP instructions or dummy read were inserted before the FSET I for ex. 1 & 2 is to prevent interrupt enable flag from being set, due to the effects of instruction queue, before the rewritten value of the interrupt control register takes effect.

• When an instruction to rewrite the interrupt control register is executed while the interrupt is disabled, depending on the instruction used for rewriting, there are times the interrupt request bit is not set even if an interrupt request for that register has been generated. If this creates a problem, please use any of the instructions below to rewrite the register.

Instructions: AND, OR, BCLR, BSET

Changing the interrupt request bit

When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: MOV

Noise

- (1) Bypass Capacitor between Vcc and Vss Pins
 - Insert a bypass capacitor (at least 0.1 μF) between Vcc and Vss pins as noise and latch-up countermeasures. In addition, make sure that connecting lines are the shortest and widest possible.
- (2) Port Control Registers Data Read Error
 - During severe noise testing, mainly power supply system noise, and introduction of external noise, the
 data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically re-set the port registers, port direction registers and pull-up control registers. However, you
 should fully examine before introducing the re-set routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).
- (3) CNVss pin wiring
 - In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k Ω) between CNVss and Vss, and placed as close as possible to the CNVss pin.



Timer 1

(1) Even if the prescaler 1 and Timer 1 are read out simultaneously in word-size, these registers are read byteby-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

Timers X, Y and Z

- (1) These timers stop counting after reset. Therefore, set values to Timer (X, Y, Z) and prescaler (X, Y, Z) before starting counting.
- (2) Even if prescaler (X, Y, Z) and Timer (X, Y, Z) are read out simultaneously in word-size, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

Timer X

(1) Using in the timer X pulse period measurement mode, the effectaul edge rception flag and the timer X under flow flag are setted to "0" by writing a "0" in a program. Writing a "1" has no effect. Write "1" in the other flag by using the MOV instruction when you make the flag of either one side "0" by program. (The clearance of the flag which isn't intend can be prevnted.)

Example:

MOV.B #10XXXXXXB.008Bh

(2) When changing to the timer X pulse period measurement mode from other mode, the contents of the effectaul edge rception flag and the timer X under flow flag are indetermind. Write "0" in the effectaul edge rception flag and the timer X under flow flag before starting the timer.

Timer Y

- (1) When count is stopped by writing "0" to the timer Y count start flag, the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out before the timer stops.
- (2) When count is stopped by writing "0" to the timer Y count start flag, the timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, disable interrupts before the timer stops. Furthermore, set the Timer Y interrupt request flag to "0" before starting the timer again.

Timer Z

- (1) When count is stopped by writing "0" to the timer Z count start flag, the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out before the timer stops.
- (2) When count is stopped by writing "0" to the timer Z count start flag (all modes) or by writing "0" to the one-shot start bit (programmable one-shot generation mode/programmable wait one-shot generation mode), the timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, disable interrupts before the timer stops. Furthermore, set the Timer Z interrupt request flag to "0" before starting the timer again.



Timer C

(1) When reading out the timer C or timer measurement register, use a word-size instruction. Even if the Timer C is read out in word-size, the timer value is not updated during the period the high-byte and low-byte are being read.

Example:

MOV.W 0091H,R0 ; Read out timer C



Electrical characteristics

Table 1.19.1. Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply voltage			- 0.3 to 6.5	V
Vı	Input voltage	RESET, VREF, XIN P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, CNVss		- 0.3 to Vcc + 0.3	V
Vo	Output voltage	P00 to P07, P10 to P17, P20, P21,P30 to P37, P40 to P47,XOUT		- 0.3 to Vcc + 0.3	V
		IVcc		- 0.3 to 3.6V	V
Pd	Power dissipation	on	Ta = 25 °C	300	mW
Topr	Operating ambient temperature			- 20 to 85 (Note 1)	°C
Tstg	Storage tempera	ature		- 40 to 150 (Note 2)	°C

Note 1: Extended operating temperature version: -40 to 85 $^{\circ}$ C. When flash memory version is program/erase mode: 25±5 $^{\circ}$ C.

Specify a product of -40 to 85°C to use it.

Note 2: Extended operating temperature version: -65 to 150 °C.

Note 3: For M30100 (32-pin version), P20, P21, P34 to P36, P40 to P44, P46 and P47 are not accessed to external pins.



Table 1.19.2. Recommended operating conditions (Note 1)


		ъ .						
Symbol		Parameter				Тур.	Max.	Unit
Vcc	Supply voltage				2.7 ^(Note 1)	5.0	5.5	٧
Vss	Supply voltage					0		٧
VIH	HIGH input voltage	P0o to P07, P1 XIN, RESET, C		P30 to P37, P40 to P47,	0.8Vcc		Vcc	٧
VIL	LOW input voltage	P00 to P07, P1 XIN, RESET, C		P30 to P37, P40 to P47,	0		0.2Vcc	٧
IOH (peak)	HIGH peak output current	P0 ₀ to P0 ₇ , P1	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47,				- 10.0	mA
IOH (avg)	HIGH average output current	P0o to P07, P1	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47,				- 5.0	mA
IOL (peak)	LOW peak output current	P00 to P07, P2	P00 to P07, P20, P21, P30 to P37, P40 to P47,				10.0	mA
IOL (peak)		P10 to P17		HIGH POWER			20.0	
IOL (peak)				LOW POWER			10.0	mA
IOL (avg)	LOW average output current	P0 ₀ to P0 ₇ , P2	to, P21, P30 to P37,	P40 to P47,			5.0	mA
IOL (avg)		P10 to P17		HIGH POWER			10.0	
IOL (avg)			LOW POWER				5.0	mA
f (XIN)	Main clock input			Vcc=4.2V to 5.5V	0		16	MHz
. ,	oscillation freque			Vcc=2.7V to 4.2V	0		7.33 x Vcc - 14.791	MHz
f (Xcin)	Subclock oscillati	on frequency				32.768	50	kHz

- Note 1: For applications for automobile use, this value is 4.2V.
- Note 2: Unless otherwise noted: VCC = 2.7V to 5.5V, Ta = -20 to $85^{\circ}C$
- Note 3: The average output current is an average value measured over 100ms.
- Note 4: Keep output current as follows:

The sum of port P00 to P03, P13 to P17, P20, P34 to P37, P46 to P47 IOL (peak) is under 60 mA. The sum of port P00 to P03, P13 to P17, P20, P34 to P37, P46 to P47 IOH (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P21, P30 to P33, P40 to P45 IOL (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P21, P30 to P33, P40 to P45 IOH (peak) is under 60 mA.

Note 5: Relationship between main clock oscillation frequency and supply voltage is shown as below.

Note 6: For M30100 (32-pin version), P20, P21, P34 to P36, P40 to P44, P46 and P47 are not accessed to external pins.







Vcc = 5V

Table 1.19.3. (1) Electrical characteristics (Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN) = 16MHz)

O. mala di	mhal Daramatar		Manageria	Measuring condition		Standard				
Symbol		Parameter		Measuring	condition	Min.	Тур.	Max.	Unit	
VOH HIGH outpu voltage		eput P00 to P07,P10 to P17,P20,P21, P30 to P37,P40 to P47		Іон = - 5 mA		3.0			V	
				IOH = - 200 μA		4.7			٧	
Vон	HIGH output		HIGH POWER	IOH = - 1 mA		3.0			V	
VOH	voltage	XOUT	LOW POWER	IOH = - 0.5 mA		3.0			"	
Vон	HIGH output	Хсоит	HIGH POWER	No load	Flash memory		3.3			
VOIT	voltage			No load	Mask ROM		3.0		V	
		(Note)	LOW POWER	No load	Flash memory		3.3			
				No load	Mask ROM		1.6			
Vol	LOW output voltage	P00 to P07,P20,I P30 to P37,P40 t		IoL = 5 mA				2.0	V	
				Ιοι = 200 μΑ				0.45	V	
.,	LOW output	P10 to P17	HIGH POWER	Iон = 10 mA				2.0		
Vol	voltage P10 to P17		LOW POWER	Iон = 5 mA				2.0	V	
.,	LOW output XOUT		HIGH POWER	IOH = 1 mA				2.0		
Vol	voltage	7001	LOW POWER	Iон = 0.5 mA				2.0	V	
	LOW output		HIGH POWER	No load			0			
Vol	voltage	Хсоит	LOW POWER	No load			0		V	
VT+ -VT-	Hysteresis	CNTR ₀ ,TCIN, INT ₀ to INT ₃ ,CL RxD ₀ , RxD ₁ ,Kl ₀				0.2		0.8	V	
VT+ -VT-	Hysteresis	RESET				0.2		1.8	V	
Іін	HIGH input current	P00 to P07,P10 t P30 to P37,P40 t RESET, CNVss		VI = 5V				5.0	μА	
lıL	LOW input current	P00 to P07,P10 t <u>P30 to P</u> 37,P40 t RESET, CNVss		VI = 0V				-5.0	μA	
RPULLUP	Pull-up resistor	P00 to P07,P10 t P30 to P37,P40 t		VI = 0V		30.0	50.0	167.0	kΩ	
Rfxin	Feedback res	sistor X _{IN}					1.0		ΜΩ	
Rfxcin	Feedback resistor XCIN					6.0		МΩ		
V _{RAM}	RAM retentio	n voltage		When clock is stopped		2.0			V	
Rosc	Oscillation fre			Mask ROM		300	600	1200	kHz	
	ing oscillate			Flash memory		300	600	1200	K∏Z	

Note: The Voh standard values of Xcout differ between flash memory version and mask ROM version. Therefore, please note that the oscillation constants of sub clock may differ between these versions.



VCC = 5V

Table 1.19.3. (2) Electrical characteristics (Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN) = 16MHz))

Cumbal	Davamatar		Magazzi	na condition	5	Unit														
Symbol	Parameter		Measuri	ng condition	Min.	Тур.	Max.	Unit												
Icc	Power supply current	I/O pin has no	Mask ROM	f(XIN)=16MHz Square wave, no division		20.0	36.0	mA												
		load	Flash memory	f(XIN)=16MHz Square wave, no division		18.0	36.0	mA												
			Mask ROM	Ring oscillator mode No division		800		μA												
			Flash memory	Ring oscillator mode No division		1300		μΑ												
			Mask ROM	Ring oscillator mode When a WAIT instruction is executed		100		μΑ												
			Flash memory	Ring oscillator mode When a WAIT instruction is executed		400		μА												
			Mask ROM	f(XCIN)=32kHz Square wave		50		μΑ												
			Flash memory	f(XCIN)=32kHz Square wave		700		μA												
		-													Mask ROM	f(XCIN)=32kHz When a WAIT instruction is executed		6		μA
			Mask ROM	Ta=25°C when clock is stopped			2													
			_		Ta=85°C when clock is stopped			20	μA											
						Flash memory	Ta=25°C when clock is stopped		300	600	μA									
				Ta=85°C when clock is stopped		300	600	μΑ												





Vcc = 5V

Table 1.19.4. A-D conversion characteristics (Note 1)

Cymphal		Parameter	Managemina		Standard			Unit
Symbol		Parameter	Measuring	condition	Min.	Тур.	Max.	Ullit
_	Resolution		VREF = VCC				10	Bits
_	Absolute	Sample & hold function not available	VREF =VCC = 5	V			±3	LSB
	accuracy	Sample & hold function available(10bit)	VREF =VCC= 5V	ANo to AN11 input			±3	LSB
		, ,		ANEX ₀ , ANEX ₁ input, external op-amp connected mode			±7	LSB
		Sample & hold function available(8bit)	VREF = VCC = 5	SV			±2	LSB
RLADDER	Ladder res	sistance	VREF =VCC		10		40	kΩ
tconv	Conversio	n time(10bit)	f(XIN)=10MHz,	øad=fad=10MHz	3.3			μs
tconv	Conversio	n time(8bit)	f(XIN)=10MHz,	øad=fad=10MHz	2.8			μs
t SAMP	Sampling	time	f(XIN)=10MHz,	øad=fad=10MHz	0.3			μs
VREF	Reference voltage		f(XIN)=10MHz,	øad=fad=10MHz	2		Vcc	V
VIA	Analog inp	out voltage	f(XIN)=10MHz,	øad=fad=10MHz	0		VREF	V

Note 1: Unless otherwise noted: VCC = VREF = 5V, VSS = 0V at Ta = 25°C, f(XIN) = 16MHz

Note 2: Divide the fAD if f(XIN) exceeds 10MHz, and make AD operation clock frequency (ØAD) equal to or lower than 10MHz.

Table 1.19.5. D-A conversion characteristics (Note 1)

O. saala ad	D	B. 4	5	1.1		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
t su	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
Ivref	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Unless otherwise noted: VCC = VREF =5V, VSS = 0V at Ta = 25°C, f(XIN) = 16MHz

Note 2: The A-D converter's ladder resistance is not included.

When D-A register contents are not "0016", the current IVREF always flows even though VREF may have been set to be unconnected by the A-D control register.



VCC = 5V

Timing requirements (Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25°C)

Table 1.19.6. XIN input

Symbol		Standard		Lloit
	Parameter		Max.	Unit
tc(XIN)	XIN input cycle time	62.5		ns
twH(XIN)	XIN input HIGH pulse width	30		ns
twL(XIN)	XIN input LOW pulse width	30		ns

Table 1.19.7. CNTR0 input

	Dovernotor		Standard		
Symbol Parameter		Min.	Max.	Unit	
tc(CNTR0)	CNTR0 input cycle time	100		ns	
twH(CNTR0)	CNTR0 input HIGH pulse width	40		ns	
twL(CNTR0)	CNTR0 input LOW pulse width	40		ns	

Table 1.19.8. TCIN input

		Standard Min. Max.		Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TCIN)	TCIN input cycle time	400 (Note1)		ns
twH(TCIN)	TCIN input HIGH pulse width	200 (Note2)		ns
twL(TCIN)	TCIN input LOW pulse width	200 (Note2)		ns

Note1 : Use the greater value, either (1/digital filter clock frequency x 6) or min. value.

Note2: Use the greater value, either (1/digital filter clock frequency x3) or min. value.

Table 1.19.9. Serial I/O

	_	Star	1.1		
Symbol	Parameter		Max.	Unit	
tc(CK)	CLKi input cycle time	200		ns	
tw(CKH)	CLKi input HIGH pulse width	100		ns	
tw(CKL)	CLKi input LOW pulse width	100		ns	
td(C-Q)	TxDi output delay time		80	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	30		ns	
th(C-D)	RxDi input hold time	90		ns	

Table 1.19.10. External interrupt INTi input

	Symbol	Standard		Unit
Symbol Parameter		Min.	Max.	Offic
tw(INH)	INTi input HIGH pulse width	250 (Note1)		ns
tw(INL)	INTi input LOW pulse width	250 (Note2)		ns

Note1 : When the INT0 input filter select bit selects the digital filter, use the INT0 input HIGH pulse width to the greater value, either (1/ digital filter clock frequency x 3) or min. value.

Note2: When the INT0 input filter select bit selects the digital filter, use the INT0 input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or min. value.







Figure 1.19.1. Port P0 to P4 measurement circuit

Figure 1.19.2. Vcc=5V timing diagram





Vcc = 3V

Table 1.19.11. (1) Electrical characteristics (Note: Unless otherwise noted: Vcc = 3V, Vss = 0V at Ta = 25°C, f(XIN) = 5MHz)

Symbol	Parameter		Measuring condition		Standard			Unit		
Symbol		Farameter Measuring Condition				Min.	Тур.	Max.	UTIIL	
Vон	HIGH output voltage	P00 to P07,P10 to P30 to P37,P40 to		IOH = - 1 mA					V	
Vон	HIGH output	Хоит	HIGH POWER	IOH = - 0.1 mA IOH = - 50 μA		2.5			٧	
• 011	voltage	7001	LOW POWER			2.5				
Vон	HIGH output voltage	Хсоит	HIGH POWER	No load	Flash memory		Vcc			
• 0		(Note)		No load	Mask ROM		3.0		V	
		, ,	LOW POWER	No load	Flash memory		Vcc		V	
				No load	Mask ROM		1.6			
Vol	LOW output voltage	P00 to P07,P20,F P30 to P37,P40 to	,	IOL = 1 mA				0.5	V	
Vol	LOW output	P10 to P17	HIGH POWER	Iон = 2 mA				0.5	.,	
VOL	voltage	1 10 10 1 17	LOW POWER	1				0.5	V	
\/-·	LOW output	Хоит	HIGH POWER	Iон = 0.1 mA				0.5		
Vol. voltag	voltage	7001	LOW POWER	Іон = 50 µA				0.5	V	
.,	LOW output	Хсоит	HIGH POWER	No load			0			
Vol	voltage		LOW POWER	No load			0		V	
VT+ -VT-	Hysteresis	CNTRo,TCIN, INTo to INT3,CLI RxDo, RxD1,Klo	,			0.2		0.8	V	
VT+ -VT-	Hysteresis	RESET				0.2		1.8	V	
Іін	HIGH input current	P00 to P07,P10 to P30 to P37,P40 to RESET, CNVss		Vı = 3V				4.0	μA	
lı∟	LOW input P00 to P07,P10 to P17,P20,P21, current P30 to P37,P40 to P47, XIN RESET, CNVss			VI = 0V				-4.0	μA	
RPULLUP	Pull-up resistor	P00 to P07,P10 to P30 to P37,P40 to		VI = 0V		66.0	120.0	500.0	kΩ	
Rfxin	Feedback res	istor X _{IN}					3.0		МΩ	
Rfxcin	Feedback resistor XCIN						10.0		МΩ	
V _{RAM}	RAM retention voltage			When clock is stopped		2.0			V	
Rosc	Oscillation fre	Oscillation frequency of		Mask ROM		150	300	600	kHz	
	Timg Oscillator		Flash memory		250	500	1000	KHZ		

Note: The Voh standard values of Xcout differ between flash memory version and mask ROM version. Therefore, please note that the oscillation constants of sub clock may differ between these versions.



Vcc = 3V

Table 1.19.11. (2) Electrical characteristics (Unless otherwise noted: Vcc = 3V, Vss = 0V at Ta = 25°C, f(XIN) = 5MHz)

Symbol	Parameter		Measuring condition			Standard		
Symbol	Farameter		Weasuring condition				Max.	Unit
Icc	Power supply current	I/O pin has no	Mask ROM	f(XIN)=5MHz Square wave, no division		4.0	8.0	mA
		load	Flash memory	f(XIN)=5MHz Square wave, no division		8.0	14.0	mA
	No division	Ring oscillator mode No division		200		μA		
			Flash memory	Ring oscillator mode No division		1000		μA
		Mask ROM Ring oscillator mode When a WAIT instruction is executed Flash memory When a WAIT instruction is executed		40		μА		
			Flash memory	Ring oscillator mode When a WAIT instruction		350		μA
		Mask ROM	f(XCIN)=32kHz Square wave		30		μA	
			Flash memory	f(XCIN)=32kHz Square wave		550		μA
	N	Mask ROM	f(XCIN)=32kHz When a WAIT instruction is executed		4		μА	
			Flash memory	f(XCIN)=32kHz When a WAIT instruction is executed		300		μА
			Mask ROM	Ta=25°C when clock is stopped			2	μA
			Ta=85°C when clock is stopped			20	μл	
			Flash memory	Ta=25°C when clock is stopped		250	500	μA
			Ta=85°C when clock is stopped		250	500	μΛ	



Vcc = 3V

Table 1.19.12. A-D conversion characteristics (Note)

Symbol Parameter		Darameter	Magazzina condition	S	Unit		
Syllibol		Farameter	Measuring condition	Min.	Тур.	Max.	Ullit
_	Resolution	า	VREF = VCC			10	Bits
_	Absolute Sample & hold function not available		VREF =VCC = 3V, ØAD=fAD/2			±2	LSB
	accuracy	(8-bit)					
RLADDER	Ladder res	sistance	VREF =VCC	10		40	kΩ
tconv	Conversio	n time(8-bit)		14.0			μs
VREF	Reference	e voltage		2.7		Vcc	٧
VIA	Analog inp	out voltage		0		VREF	٧

Note: Unless otherwise noted: VCC = VREF = 3V, VSS = 0V at Ta = 25°C, f(XIN) = 7MHz

Table 1.19.13. D-A conversion characteristics (Note 1)

O. washa ad	Davasatan	NA	5				
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit	
-	Resolution				8	Bits	
_	Absolute accuracy				1.0	%	
t su	Setup time				3	μs	
Ro	Output resistance		4	10	20	kΩ	
IVREF	Reference power supply input current	(Note 2)			1.5	mA	

Note 1: Unless otherwise noted: VCC = AVCC = VREF = 3V, VSS = AVSS = 0V at Ta = 25°C, f(XIN) = 7MHz

Note 2: The A-D converter's ladder resistance is not included.

When D-A register contents are not "0016", the current IVREF always flows even though VREF may have been set to be unconnected by the A-D control register.



Vcc = 3V

Timing requirements (Unless otherwise noted: Vcc = 3V, Vss = 0V at Ta = 25°C)

Table 1.19.14. XIN input

Symbol	Symbol Parameter Standard Min. Max			Unit
			iviax.	
tc(XIN)	XIN input cycle time	143		ns
twH(XIN)	XIN input HIGH pulse width	70		ns
twL(XIN)	XIN input LOW pulse width	70		ns

Table 1.19.15. CNTR0 input

0 1 1	Parameter		Standard	
Symbol			Max.	Unit
tc(CNTR0)	CNTR0 input cycle time	300		ns
twH(CNTR0)	CNTR0 input HIGH pulse width 120			
twL(CNTR0)	CNTR0 input LOW pulse width 120			

Table 1.19.16. TCIN input

	Standard			
Symbol	Parameter	Min.	Max.	Unit
tc(TCIN)	TCIN input cycle time	1200(Note1)		ns
twH(TCIN)	TCIN input HIGH pulse width	600(Note2)		ns
twL(TCIN)	TCIN input LOW pulse width	600(Note2)		ns

Note1: Use the greater value, either (1/ digital filter clock frequency x 6) or min. value. Note2: Use the greater value, either (1/digital filter clock frequency x 3) or min. value.

Table 1.19.17. Serial I/O

	5		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300		ns	
tw(CKH)	CLKi input HIGH pulse width 150				
tw(CKL)	CLKi input LOW pulse width	150		ns	
td(C-Q)	TxDi output delay time		160	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	50		ns	
th(C-D)	RxDi input hold time	90		ns	

Table 1.19.18. External interrupt INTi input

	5 .	Star	Unit		
Symbol	nbol Parameter Min.				
tw(INH)	INTi input HIGH pulse width	380(Note1)		ns	
tw(INL)	INTi input LOW pulse width 380(Note2)				

Note1: When the INT0 input filter select bit selects the digital filter, use the INT0 input HIGH pulse width to the greater

value, either (_1/ digital filter clock frequency x 3) or min. value.

Note2: When the INT0 input filter select bit selects the digital filter, use the INT0 input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or min. value.






Figure 1.19.3. Vcc=3V timing diagram

Outline Performance

Table 1.20.1 shows the outline performance of the M16C/10 (flash memory version).

Table 1.20.1. Outline performance of the M16C/10 (flash memory version)

Item		Performance
Power supply	voltage	4.2V to 5.5V when f(XIN)=16MHz
Program/erase	e voltage	Vcc=5.0V±10%
Flash memory	operation mode	Standard serial I/O
Erase block	User ROM area	One division (24 Kbytes)
division	Boot ROM area	One division (384 bytes) (Note)
Program meth	od	Collective program
Erase method		Collective erase
Program/erase	e count	100 times
Data retention		10 years

Note: The boot ROM area contains a control program which is used to communicate with a dedicated external device (writer). This area cannot be erased nor programmed.



Flash Memory

The M16C/10 (flash memory version) contains the flash memory that can be rewritten with a single voltage. For this flash memory, one mode is available in which to read, program, and erase: standard serial I/O mode in which the flash memory can be manipulated using a decicated external device (writer).

Figure 1.20.1 shows the on-chip flash memory. In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control communications with the dedicated external device (writer) in the standard serial I/O mode. This boot ROM area cannot be erased nor rewritten.




Figure 1.20.1. Block diagram of flash memory version



Pin functions (Flash memory standard serial I/O mode)

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply program/erase protection voltage (5V±10%) to Vcc pin and 0 V to Vss pin.
IVcc	IVcc		Connect a capacitor (0.1µF) to Vss pin.
CNVss	CNVss	ı	Connect to Vcc.
RESET	Reset input	I	Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and
Хоит	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	ı	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	ı	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	ı	Input "H" or "L" level signal or open.






Figure 1.20.2. Pin connections for serial I/O mode (1)




Figure 1.20.3. Pin connections for serial I/O mode (2)

Appendix Standard Serial I/O Mode (Flash Memory Version)

Standard serial I/O mode

The standard serial I/O mode inputs and outputs the control functions, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Both modes require a dedicated external device (writer).

In the standard serial I/O mode, the CPU controls rewrite to the flash memory and communication with the dedicated external device (writer). This mode starts when the reset is released, which is done when the CNVss pin is "H" level. (In the ordinary microprocessor mode, set CNVss pin to "L" level.)

This control program for communications with the dedicated external device (writer) is written in the boot ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the boot ROM area cannot be erased nor rewritten. Figures 1.20.2 and 1.20.3 show the pin connections for the standard serial I/O mode. The communications with the dedicated external device (writer) uses UARTO. Standard serial I/O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronized) according to the level of CLKo pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronized), set the CLK₀ pin to "H" level and release the reset. The operation uses the four UART₀ pins CLK₀, RxD₀, TxD₀ and BUSY.

To use standard serial I/O mode 2 (clock asynchronized), set the CLKo pin to "L" level and release the reset. The operation uses the two UARTO pins RxDo and TxDo. The BUSY pin should be open.



Example Circuit Application for The Standard Serial I/O Mode 1

The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to dedicated external device (writer), therefore see the dedicated external device (writer) manual for more information.




Figure 1.20.4. Example circuit application for the standard serial I/O mode 1



Example Circuit Application for The Standard Serial I/O Mode 2

The below figure shows a circuit application for the standard serial I/O mode 2.







Figure 1.20.5. Example circuit application for the standard serial I/O mode 2


Package





Detail F





7.4

7.4

ΜD

Rev.	Date		Description
		Page	Summary
В	04/20/01	All pages 1 2 - 4 5 - 7 8 9 10 11 15 15 16 17 17 18 - 19 21 24 25 26 27 29 31 32 33 33 35 38 40 42 46 50 51 53 53 56 58 59 60 60	



Rev.	Date		Description
		Page	Summary
Rev.	Date	Page 61 61 62 63 64 65 66 67 68 72 72 73 74 75 78 78 78 79 81 84 85 86 89 90 91 92 94 95 96 96 97	·
		97 98 100 101 102 103 104 105	Figure 1.17.3 is partly revised. Explanation of "Programmable I/O Ports" is partly revised. Figure 1.18.2 is revised. Figure 1.18.3 is revised. Figure 1.18.4 is revised. Figure 1.18.5 is revised. Figure 1.18.6 is revised. Table 1.18.1 is revised.
B1	05/15/01	15 19 31	Figure 1.5.3 is partly revised. Figure 1.6.2 is partly revised. Table 1.10.1 is partly revised.



Rev.	Date		Description
		Page	Summary
		32 51 89 91 92 93 94 94	Figure 1.10.1 is partly revised. Explanation of "INT interrupt" is partly revised. Note 3 is added to Table 1.16.1. Figure 1.16.2 is partly revised. Figure 1.16. 3 is partly revised. Table 1.16.2 is partly revised. Table 1.16.3 is partly revised. Figure 1.16.5 is partly revised.
C1	11/20/01	01 01 02 - 05 08 09 09 10 11 15 16 19 21 22 23 24 25 26 27 27 29 31 32 32 33 34 36 39 39 41 45 52 53 54 56 59 - 72 59 - 72	Features are partly revised. Page numbers of Table of Contents are partly revised. Figure 1.1.1 to 1.1.4 are partly revised. Table 1.1.1 is partly revised Explanation of (3) package if partly revised. Figure 1.3.1 is partly revised. Explanation of reset is partly revised. Figure 1.5.4 is partly revised. Figure 1.5.4 is partly revised. Figure 1.8.1 is partly revised. Figure 1.8.1 is partly revised. Figure 1.8.3 is partly revised. Figure 1.8.3 is partly revised. Explanation is partly revised. Explanation of (1)main clock, (3)BCLK and (7)fring are partly revised. Note (2) and (5) of register CM1 in Figure 1.8.4 are partly revised. Register CM2 in Figure 1.8.5 is partly revised. Explanation of stop mode is partly revised. Explanation of stop mode is partly revised. Explanation of stop mode is partly revised. Explanation of oscillation mode are partly revised. Note is added. Explanation of power control is partly revised. Explanation of power control is partly revised. Figure 1.10.1 and 1.10.2 are partly revised. Explanation of oscillation stop detection function is partly revised. Explanation of "UART1 receive interrupt" of (1)special interrupts is partly revised. Explanation of "UART1 receive interrupt" of (1)special interrupts is partly revised. Explanation of "INT0 to INT3 interrupt" of (2)peripheral I/O interrupts is partly revised. Explanation of iNT interrupt is partly revised. Explanation of iNT interrupt is partly revised. Explanation of iNT interrupt is partly revised. Explanation of (1)reading address 0000016 is partly revised. Explanation of (1)reading address 0000016 is partly revised. Explanation of (1)reading address 0000016 is partly revised. Explanation of counter content is changed from "001" to "0016."



Rev.	Date		Description
		Page	Summary
		60	Figure 1.14.3 is partly revised.
		61	Explanation of (3) event counter mode is partly revised.
		61	Explanation of (4) pulse width measure mode is partly revised.
		62	Explanation of (5) pulse period measure mode is partly revised.
		62	Figure 1.14.4 is partly revised.
		64	Explanation of (2) programmable waveform generation mode is partly revised.
		65	Explanation of "use of the waveform extend function" is added.
		65	Last paragraph in precaution is partly revised.
		66	Figure 1.14.6 is partly revised.
		67	Figure 1.14.7 is partly revised.
		68	Figure 1.14.8 and 1.14.9 are partly revised.
		69	Explanation of (2) programmable waveform generation mode is partly revised.
		70	Explanation of (3) programmable one-shot generation mode is partly revised.
		71	Explanation of (4) programmable wait one-shot generation mode is partly revised.
		72	Explanation of "use of the waveform extend function" is added.
		72	Explanation of "change of set count values" is partly revised.
		72	Last paragraph in precaution is partly revised.
		73 76	Figure 1.14.10 is partly revised.
		76 77	Figure 1.15.1 is partly revised. Figure 1.15.2 is partly revised.
		77	Figure 1.15.3 is partly revised.
		79	Figure 1.15.3 is partly revised.
		80	Figure 1.15.5 is partly revised.
		81	Table 1.15.1 is partly revised.
		83	Figure 1.15.7 is partly revised.
		85	(e) RxD1 input pin selection function (UART) is added.
		86	Table 1.15.3 is partly revised.
		89	Figure 1.15.13 is partly revised.
		89	(b) RxD1 input pin selection function (UART) is added.
		90	Table 1.16.1, Note 2 is partly revised.
		91	Figure 1.16.1 is partly revised.
		92	Figure 1.16.2 is partly revised.
		94	Figure 1.16.4 is partly revised
		95	Table 1.16.3 is partly revised.
		95	Figure 1.16.5 is partly revised
		96	Explanation of extended analog input pins is partly revised.
		96	Figure 1.16.6 is partly revised.
		99	Explanation of programmable I/O ports is partly revised.
		100 - 105	Figure 1.18.1 to 1.18.6 are partly revised.
		106	Table 1.18.1 is partly revised.
		107 - 108	
		109 - 119	Section of electric characteristics is added.
D	July/08/02	1	Explanation of overview is partly revised.
		3(ver.C)	
		6(ver.C)	Figure 1.1.5 is deleted.
		6	Table 1.1.1 is partly revised.
		7	(3)Package is partly revised.
		7	Figures 1.1.7 and 1.1.8 are partly revised.
		8	Explanation on CNVss of pin description is partly revised.
		9	Explanation of operation of functional blocks is partly revised.



Rev.	Date		Description
		Page	Summary
		9 9 14 18 19 20 21 23 23 30 31 35 37 37 38 49 49 51 51 53(rev.C) 52 53 57 58 59-94 97 98 99 100 101 102 104 105 106 108 113 114 118 119-122 123 124 126 127 129 130 131	Explanation of memory is partly revised. Figure 1.3.1 is partly revised. Figure 1.5.4 is partly revised. Figure 1.7.1 is partly revised. Table 1.8.1 is partly revised. Figure 1.8.3 is partly revised. Explanation of (1) main clock is partly revised. Explanation of (5) fos2 is partly revised. Figure 1.8.5 is partly revised. Figure 1.8.6 is added. Explanation of oscillation stop detection function is partly revised. Figure 1.10.2 is partly revised. Figure 1.10.2 is partly revised. Figure 1.11.2 is partly revised. Explanation of UARTO receive interrupt of (1) special interrupts is partly revised. Explanation of CNTRO interrupt and TCIN interrupt are added to (2) peripheral I/O interrupts instead of CNTRO and TCIN interrupt. Table 1.12.1 is partly revised. Figure 1.12.8 is partly revised. Figure 1.12.9 is partly revised. Explanation of INTO input filter is partly revised. Explanation of INTO input filter is partly revised. Explanation of UARTO Receive Hardware Input and Figure 1.12.12 are deleted. Explanation of TCIN interrupt and Figure 1.12.13 are added. Explanation of TCIN interrupt and Figure 1.12.14 are added. Explanation of TCIN interrupt and Figure 1.12.15 are added. Explanation of UARTI revised. Explanation of UARTI revised. UARTI transmit/receive control register in Figure 1.15.3. UARTI transmit/receive control register 1 of Fig 1.5.5 is partly revised. Note of UARTI transmit/receive control register 1 of Fig 1.5.5 is partly revised. Note 2 is added to UARTI transmit/receive control register 2 in Fig 1.15.5. Table 1.15.1 Note 1 is partly revised. Figure 1.15.7 is partly revised. Explanation of (e) is partly revised. Explanation of (b) is partly revised. Figure 1.16.4 is partly revised. Explanation of (b) is partly revised. Figure 1.16.5 is partly revised. Figure 1.16.6 is partly revised. Figure 1.16.7 is partly revised. Figure 1.16.8 is partly revised. Figure 1.16.8 is partly revised. Figure 1.16.9 is partly revised.



Rev.	Date		Description
		Page	Summary
		132-133 138-139 143-150	Table 1.19.3 (1) and (2) are partly revised. Table 1.19.11 (1) and (2) are partly revised. Section "Flash memory version" is added.
D1	Aug/09/02	1 1 1 2 3 6 13 16 9 19 20 21 22 24 25 7 3 5 6 7 5 9 9 6 1 6 2 3 6 6 9 7 7 7 7 8 1 8 2 8 3 8 5 8 7 8 8 9 8 9	Explanation of overview is partly revised. Power supply voltage in Features is partly revised. Flash memory version is added to the table of contents. Fig 1.1.1 is partly revised. Fig 1.1.2 is partly revised. Table 1.1.6 is partly revised. Table 1.1.6 is partly revised. Note is added to Figs 1.6.1 and 1.6.2. Note is added to Table 1.8.1. Note 2 is added to Table 1.8.1. Explanation of ring oscillator is partly revised. Fig 1.8.3 is partly revised. Explanation of (3) BCLK is partly revised. Explanation of (4) peripheral function clock is partly revised. Explanation of (5) no-division mode is partly revised. Explanation of (5) no-division mode is partly revised. Explanation of (6) no-division mode is partly revised. Explanation of (3) stop mode is partly revised. Explanation of changing the interrupt request bit is added. Explanation of changing the interrupt request bit is added. Explanation of thimer is partly revised. Explanation of timer is partly revised. Note is added to Table 1.14.1. Fig 1.14.1 is partly revised. TCSS register in Fig 1.14.2 is partly revised. TCSS register in Fig 1.14.5 is partly revised. TCSS register in Fig 1.14.15 is partly revised. Note is added to Table 1.14.1. Fig 1.14.13 is partly revised. Note is deleted from Fig 1.14.15 is partly revised. TCSS register in Fig 1.14.16 is partly revised. Note is added to Table 1.14.1. Fig 1.14.10 is partly revised. TCSS register in Fig 1.14.16 is partly revised. Note is added to Table 1.14.1. Fig 1.14.10 is partly revised. TCSC register in Fig 1.14.16 is partly revised. Note is added to Table 1.14.19. Fig 1.14.20 is partly revised. Note is added to Fig 1.14.19. Fig 1.14.20 is partly revised. Note is added to Fig 1.14.23 is partly revised. Note is added to Fig 1.14.19. Fig 1.14.20 is partly revised. Note of Table 1.14.23 is partly revised. Notes of Table 1.14.24 is partly revised. Notes of Table 1.14.11 are partly revised. Notes of Table 1.14.12 are partly revised. Notes of Table 1.14.13 are partly revised.



Rev.	Date		Description
		Page	Summary
		90 90 92 93 94 95 98 99 106 107 109 110 127 128 129 130 130 130 130 130 132 133-134 139-140 147 148	Explanation of (4) programmable wait one-shot generation mode is partly revised. Notes of Table 1.14.13 are partly revised. Fig 1.14.30 is added. Table 1.14.14 are partly revised. TCC0 register in Fig 1.14.32 is partly revised. Fig 1.14.33 is partly revised. Notes of UiTB register and UiRB register in Fig 1.15.3 are partly revised. UiMR register in Fig 1.15.4 is partly revised. Sleep mode is deleted from select function on Table 1.15.3. Fig 1.15.11 is partly revised. Explanation of (a) sleep mode is deleted. Note 2 in Table 1.16.1 is partly revised. Explanation of serial I/O is partly revised. Explanation #5 is added to A-D converter. Explanation of stop mode is added. Explanation of Changing the interrupt request bit is added. Explanation of Timer 1 and Timer X, Y, Z are added. Explanation of #2 of Timer Y is partly revised. Explanation of #2 of Timer C is partly revised. Explanation of #1 of Timer C is partly revised. Note 1 is added to Table 1.19.2. Table 1.19.3 (1) and (2) are partly revised. Table 1.19.11 (1) and (2) are partly revised. Fig 1.20.1 is partly revised. Fig 1.20.2 is partly revised.
E	Dec/20/02	1 2 3 13 19 20 22 25 26 49 50 52 53 54 55 57 61 62 63 64 65 66 67 69	Table of Contents is partly revised. Fig 1.1.1 is partly revised. Fig 1.1.2 is partly revised. Explanation of Reset and Fig.1.5.1 are partly revised. Table1.18.1 is partly revised. Fig 1.8.2 and Fig 1.8.3 are partly revised. Fig 1.8.4 is partly revised. Note is partly revised. Table 1.8.4 is partly revised. Table 1.8.4 is partly revised. Fig 1.12.9 is partly revised. Explanation of INT interrupt is partly revised. Note 2 and Note 3 are added to Table 1.12.12. Fig 1.12.13. is partly revised. Header is partly revised. Explanation of key input interrupt is partly revised. Header is partly revised. Explanation of WDT and Fig 1.13.1 are partly revised. Note 5 is added to Table 1.14.2. Fig 1.14.4 is partly revised. Note 2 and Note 3 are added to Fig 1.14.4. Note 5 is added to Table 1.14.5. Fig 1.14.6 is partly revised. Note 1 is added to Fig 1.14.6. Fig 1.14.7 is partly revised. Note 1 is added to Fig 1.14.8. Fig 1.14.9 is partly revised. Note 1 is added to Fig 1.14.9. Table 1.14.7 is partly revised. Note 1 is added to Fig 1.14.9. Table 1.14.7 is partly revised. Note 1 is added to Fig 1.14.9.



Rev.	Date		Description
		Page	Summary
E	Dec/20/02	69 70 73 75 79 82 82 83 83 85 89 95 104 110 117 127 131 135 136 138 138 141 142 144 144 144 149 150	Fig 1.14.11.is partly revised. Note 1 and Note 2 are added to Fig 1.14.11. Fig 1.14.12 is added. Fig 1.14.16 is partly revised. Note 5 is added to Fig 1.14.16. Note 2 is added to Fig 1.14.17. Fig 1.14.20 is partly revised. Note 4 is added to Timer Y,Z waveform output control register in Fig 1.14.23. Note 5 is added to Timer count source setting register in Fig 1.14.23. Note 5 is added to Timer count source setting register in Fig 1.14.23. Note 5 is added to External input enable register in Fig 1.14.24. Note is added to External input enable register in Fig 1.14.24. Note 2 is partly revised to Fig 1.14.25. Fig 1.14.27 is partly revised. Fig 1.15.7 is partly revised. Fig 1.15.7 is partly revised. Fig 1.15.13 is partly revised. Fig 1.16.6 is partly revised. Table 1.18.1 is partly revised and Note 3 is added. Explanation of Timer X is added. Table 1.19.3 (1) is partly revised. Table 1.19.3 (2) is partly revised. Table 1.19.6, Table 1.19.7 and Table 1.19.8 is changed to Table.1.19.7, Table 1.19.8 and Table 1.19.6. Note 1 and Note 2 are added to Table 1.19.8. Note 1 and Note 2 are added to Table 1.19.10. Table 1.19. 11 (1) is partly revised. Table 1.19. 14, Table 1.19.15 and Table 1.19.16 is changed to Table.1.19.15, Table 1.19.16 and Table 1.19.14. Note 1 and Note 2 are added to Table 1.19.16. Note 1 and Note 2 are added to Table 1.19.18. Fig 1.20.2 is partly revised. Fig 1.20.2 is partly revised. Fig 1.20.3 is partly revised.
E1	Feb/13/03	154 6 7 9 29 134 136 142	Package is added. Table 1.1.1 value of power consumption Fig 1.1.5 is partly revised. Fig 1.3.1 is partly revised. Fig 1.9.2 is partly revised. Table 1.19.2 IOL(peak)/IOL(avg) Table 1.19.3(2) Icc Table 1.19.11(2) Icc



Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Missubshi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- —Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

 When using any or all of the information contained in these materials, including product data, diagrams, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 Mitsubishi Electric Corporation as a total system before making a final decision on the applic

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

