# RENESAS

### ISL854102

Wide VIN 1.2A Synchronous Buck Regulator

The <u>ISL854102</u> is a 1.2A synchronous buck regulator with an input range of 3V to 40V. It provides an easy-to-use, high efficiency, low BOM count solution for a variety of applications.

The ISL854102 integrates both high-side and low-side NMOS FETs and features a PFM mode for improved efficiency at light loads. This feature can be disabled if a forced PWM mode is needed. The ISL854102 switches at a default frequency of 500kHz; however, it can also be programmed using an external resistor from 300kHz to 2MHz. The ISL854102 has the ability to use internal or external compensation. By integrating both NMOS devices and providing internal configuration options, minimal external components are required, which reduces the BOM count and design complexity.

With a wide VIN range and reduced BOM, the ISL854102 provides an easy to implement design solution for a variety of applications while giving superior performance. The ISL854102 provides a very robust design for high-voltage industrial applications and an efficient solution for battery powered applications.

The ISL854102 is available in a small Pb-free 4mmx3mm DFN plastic package with a full-range industrial temperature of -40°C to +125°C.

### **Related Literature**

For a full list of related documents, visit our website:

• ISL854102 device page

### **Features**

- Wide input voltage range: 3V to 40V
- Synchronous operation for high efficiency
- No compensation required
- Integrated high-side and low-side NMOS devices
- · Selectable PFM or forced PWM mode at light loads
- Internal fixed frequency (500kHz) or adjustable switching frequency (300kHz to 2MHz)
- Continuous output current up to 1.2A
- · Internal or external soft-start
- · Minimal external components required
- · Power-good and enable functions available

### **Applications**

- Industrial control
- Medical devices
- Portable instrumentation
- Distributed power supplies
- Cloud infrastructure



FIGURE 1. TYPICAL APPLICATION





DATASHEET

FN8870 Rev.1.00 Mar 15, 2019

### **Table of Contents**

Pin Configuration 3
Pin Descriptions
Typical Application Schematics
Functional Block Diagram
Ordering Information
Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Electrical Specifications
Efficiency Curves
Measurements
Detailed Description
Power-On Reset13Soft-Start13Power-Good13PWM Control Scheme13Light Load Operation14
Output Voltage Selection
Protection Features
Overcurrent Protection15Negative Current Limit15Over-Temperature Protection15Boot Undervoltage Protection15
Application Guidelines
Simplifying the Design15Operating Frequency15Minimum On/Off-Time Limitation15Synchronization Control16Output Inductor Selection16Buck Regulator Output Capacitor Selection16Loop Compensation Design16
Layout Considerations
Revision History
Package Outline Drawing

## **Pin Configuration**



### **Pin Descriptions**

PIN NUMBER	SYMBOL	PIN DESCRIPTION
1	SS	Controls the soft-start ramp time of the output. A single capacitor from the SS pin to ground determines the output ramp rate. See <u>"Soft-Start" on page 13</u> for soft-start details. If the SS pin is tied to VCC, an internal soft-start of 2ms is used.
2	SYNC	Synchronization and light load operational mode selection input. Connect to logic high or VCC for PWM mode. Connect to logic low or ground for PFM mode. Logic ground enables the IC to automatically choose PFM or PWM operation. Connect to an external clock source for synchronization with positive edge trigger. The sync source must be higher than the programmed IC frequency. An internal 5MΩ pull-down resistor prevents an undefined logic state if SYNC is left floating.
3	BOOT	Floating bootstrap supply pin for the power MOSFET gate driver. The bootstrap capacitor provides the necessary charge to turn on the internal N-Channel MOSFET. Connect an external 100nF capacitor from this pin to PHASE.
4	VIN	The input supply for the power stage of the regulator and the source for the internal linear bias regulator. Place a minimum of 4.7µF ceramic capacitance from VIN to GND and close to the IC for decoupling.
5	PHASE	Switch node output. It connects the switching FETs with the external output inductor.
6	PGND	Power ground connection. Connect directly to the system GND plane.
7	EN	Regulator enable input. The regulator and bias LDO are held off when the pin is pulled to ground. When the voltage on this pin rises above 1V, the chip is enabled. Connect this pin to VIN for automatic start-up. Do not connect the EN pin to VCC because the LDO is controlled by EN voltage.
8	PG	Open-drain, power-good output that is pulled to ground when the output voltage is below regulation limits or during the soft-start interval. There is an internal 5MΩ internal pull-up resistor.
9	VCC	Output of the internal 5V linear bias regulator. Decouple to PGND with a 1µF ceramic capacitor at the pin.
10	FB	Feedback pin for the regulator. FB is the inverting input to the voltage loop error amplifier. COMP is the output of the error amplifier. The output voltage is set by an external resistor divider connected to FB. In addition, the PWM regulator's power-good and UVLO circuits use FB to monitor the regulator output voltage.
11	COMP	COMP is the output of the error amplifier. When it is tied to VCC, internal compensation is used. When only an RC network is connected from COMP to GND, external compensation is used. See <u>"Loop Compensation Design" on page 16</u> for more details.
12	FS	Frequency selection pin. Tie to VCC for 500kHz switching frequency. Connect a resistor to GND for adjustable frequency from 300kHz to 2MHz.
EPAD	GND	Signal ground connections. Connect to the application board GND plane with at least five vias. All voltage levels are measured with respect to this pin. The EPAD MUST NOT float.





### **Typical Application Schematics**





FIGURE 4. USER PROGRAMMABLE PARAMETER SELECTION

V <sub>OUT</sub> (V)	L <sub>1</sub> (μΗ)	C <sub>OUT</sub> (µF)	R <sub>2</sub> (kΩ)	R <sub>3</sub> (kΩ)	C <sub>FB</sub> (pF)	R <sub>FS</sub> (kΩ)	R <sub>COMP</sub> (kΩ)	C <sub>COMP</sub> (pF)
12	22	2 x 22	90.9	4.75	22	115	150	470
5	22	47 + 22	90.9	12.4	27	DNP ( <u>Note 1</u> )	100	470
3.3	22	47 + 22	90.9	20	27	DNP ( <u>Note 1</u> )	100	470
2.5	22	47 + 22	90.9	28.7	27	DNP ( <u>Note 1</u> )	100	470
1.8	12	47 + 22	90.9	45.5	27	DNP ( <u>Note 1</u> )	70	470

TABLE 1. EXTERNAL COMPONENT SELECTION

NOTE:

1. Connect FS to VCC.



### **Functional Block Diagram**

FIGURE 5. FUNCTIONAL BLOCK DIAGRAM

### **Ordering Information**

PART NUMBER ( <u>Notes 3</u> , <u>4</u> )	PART MARKING	TEMP. RANGE (°C)	TAPE AND REEL (Units) ( <u>Note 2</u> )	PACKAGE (RoHS Compliant)	PKG. DWG. #			
ISL854102FRZ	4102	-40 to +125	-	12 Ld DFN	L12.4x3			
ISL854102FRZ-T	4102	-40 to +125	6k	12 Ld DFN	L12.4x3			
ISL854102FRZ-T7A	4102	-40 to +125	250	12 Ld DFN	L12.4x3			
ISL854102EVAL1Z	Buck regulator evaluation	Buck regulator evaluation board						
ISL854102DEM01Z	Buck regulator demonstr	Buck regulator demonstration board (compact version)						
ISL854102DEM02Z	Dual output Isolated buc	Dual output Isolated buck converter						
ISL854102DEM03Z	Dual output Isolated buck-boost converter							

NOTES:

- 2. See <u>TB347</u> for details about reel specifications.
- 3. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), see the ISL854102 device page. For more information about MSL, see TB363.



PART NUMBER	INPUT VOLTAGE (V)	OUTPUT CURRENT	COMPENSATION	SWITCHING FREQUENCY	EXT SYNC	SOFT-START
ISL85412	3.5 to 40	150mA	Internal Only	Internal 700kHz	No	Internal
ISL85413	3.5 to 40	300mA	Internal Only	Internal 700kHz	No	Internal
ISL85415	3 to 36	500mA	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL85418	3 to 40	800mA	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL85410	3 to 40	1A	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL854102	3 to 40	1.2A	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External

#### TABLE 2. KEY DIFFERENCES BETWEEN FAMILY OF PARTS



#### **Absolute Maximum Ratings**

VIN to GND
PHASE to GND
PHASE to GND
EN to GND
BOOT to PHASE
COMP, FS, PG, SYNC, SS, VCC to GND
FB to GND0.3V to +2.95V
ESD Rating
Human Body Model (Tested per JESD22-A114) 2kV
Charged Device Model (Tested per JESD22-C101E) 1.5kV
Latch-Up (Tested per JESD-78A; Class 2, Level A) 100mA

#### **Thermal Information**

Thermal Resistance	θ <b>JA</b> (°C/W)	θ <sub>JC</sub> (°C/W)
DFN Package ( <u>Notes 5</u> , <u>6</u> )	42	4.5
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Ambient Temperature Range		0°C to +125°C
Pb-Free Reflow Profile		see <u>TB493</u>

#### **Recommended Operating Conditions**

Junction Temperature	40°C to +125°C
Supply Voltage	+3V to +40V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. θ<sub>JA</sub> is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u> for details.
- 6. For  $\theta_{\text{JC}}$  the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications**  $T_A = -40$  °C to +125 °C,  $V_{IN} = 3V$  to 40V, unless otherwise noted. Typical values are at  $T_A = +25$  °C. Boldface limits apply across the junction temperature range, -40 °C to +125 °C

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 9</u> )	ТҮР	MAX ( <u>Note 9</u> )	UNIT
SUPPLY VOLTAGE						
V <sub>IN</sub> Voltage Range	V <sub>IN</sub>		3		40	v
VIN Quiescent Supply Current	ΙQ	$V_{FB}$ = 0.7V, SYNC = 0V, $f_{SW}$ = $V_{CC}$		80		μA
V <sub>IN</sub> Shutdown Supply Current	I <sub>SD</sub>	EN = 0V, V <sub>IN</sub> = 40V ( <u>Note 7</u> )		2	4	μA
V <sub>CC</sub> Voltage	v <sub>cc</sub>	V <sub>IN</sub> = 6V, I <sub>OUT</sub> = 0 to 10mA	4.5	5.1	5.7	v
POWER-ON RESET			1			1
V <sub>CC</sub> POR Threshold		Rising edge		2.75	2.95	v
		Falling edge	2.35	2.6		v
OSCILLATOR	-	-	1			1
Nominal Switching Frequency	fsw	FS pin = V <sub>CC</sub>	430	500	570	kHz
		Resistor from the FS pin to GND = $340k\Omega$	240	300	360	kHz
		Resistor from the FS pin to GND = $32.4k\Omega$		2000		kHz
Minimum Off-Time	<sup>t</sup> MIN_OFF	V <sub>IN</sub> = 3V		150		ns
Minimum On-Time	t <sub>MIN_ON</sub>	( <u>Note 10</u> )		90		ns
FS Voltage	V <sub>FS</sub>	$R_{FS} = 100 k\Omega$	0.39	0.4	0.41	v
Synchronization Frequency	SYNC		300		2000	kHz
SYNC Pulse Width			100			ns
ERROR AMPLIFIER	-	-	1			1
Error Amplifier Transconductance Gain	g <sub>m</sub>	External compensation	165	230	295	μA/V
		Internal compensation		50		μA/V
FB Leakage Current		V <sub>FB</sub> = 0.6V		1	150	nA
Current Sense Amplifier Gain	R <sub>T</sub>		0.46	0.5	0.54	V/A
FB Voltage		T <sub>A</sub> = -40 °C to +85 °C	0.590	0.599	0.606	v
		$T_{A} = -40^{\circ}$ C to +125°C	0.590	0.599	0.607	v



**Electrical Specifications**  $T_A = -40$  °C to +125 °C,  $V_{IN} = 3V$  to 40V, unless otherwise noted. Typical values are at  $T_A = +25$  °C. Boldface limits apply across the junction temperature range, -40 °C to +125 °C (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 9</u> )	TYP	MAX ( <u>Note 9</u> )	UNIT
POWER-GOOD	1				- I	
Lower PG Threshold - VFB Rising				90	94	%
Lower PG Threshold - VFB Falling			82.5	86		%
Upper PG Threshold - VFB Rising				116.5	120	%
Upper PG Threshold - VFB Falling			107	112		%
PG Propagation Delay		Percentage of the soft-start time		10		%
PG Low Voltage		I <sub>SINK</sub> = 3mA, EN = V <sub>CC</sub> , VFB = 0V		0.05	0.3	v
TRACKING AND SOFT-START	ł		I		-	1
Soft-Start Charging Current	I <sub>SS</sub>		4.2	5.5	6.5	μA
Internal Soft-Start Ramp Time		EN/SS = V <sub>CC</sub>	1.5	2.4	3.4	ms
FAULT PROTECTION		1	I			4
Thermal Shutdown Temperature	T <sub>SD</sub>	Rising threshold		150		°C
	T <sub>HYS</sub>	Hysteresis		20		°C
Current Limit Blanking Time	tocon			17		Clock pulses
Overcurrent and Auto Restart Period	tocoff			8		SS cycle
Positive Peak Current Limit	IPLIMIT	( <u>Note 8</u> )	1.4	1.6	1.8	Α
PFM Peak Current Limit	I <sub>PK_PFM</sub>		0.34	0.4	0.5	Α
Zero Cross Threshold				15		mA
Negative Current Limit	I <sub>NLIMIT</sub>	( <u>Note 8</u> )	-0.67	-0.6	-0.53	Α
POWER MOSFET		1	I			4
High-Side	R <sub>HDS</sub>	I <sub>PHASE</sub> = 100mA, V <sub>CC</sub> = 5V		250	350	mΩ
Low-Side	R <sub>LDS</sub>	I <sub>PHASE</sub> = 100mA, V <sub>CC</sub> = 5V		90	130	mΩ
PHASE Leakage Current		EN = PHASE = OV			300	nA
PHASE Rise Time	t <sub>RISE</sub>	V <sub>IN</sub> = 40V		10		ns
EN/SYNC	- I		I		1	1
Input Threshold		Falling edge, logic low	0.4	1		v
		Rising edge, logic high		1.2	1.4	v
EN Logic Input Leakage Current		EN = 0V/40V	-0.5		0.5	μA
SYNC Logic Input Leakage Current		SYNC = 0V		10	100	nA
		SYNC = 5V		1.0	1.55	μA

NOTES:

7. Test condition:  $V_{IN}$  = 40V, FB forced above regulation point (0.6V), switching and power MOSFET gate charging current not included.

8. Established by both current sense amplifier gain test and current sense amplifier output test at  $I_L = 0A$ .

9. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

10. Minimum on-time required to maintain loop stability.



### **Efficiency Curves** $f_{SW} = 500 \text{ kHz}, T_A = +25 ^{\circ}\text{C}$





FIGURE 8. EFFICIENCY vs LOAD, PFM,  $V_{OUT}$  = 3.3V, L<sub>1</sub> = 22µH

OUTPUT LOAD (A)

0.8 0.9 1

1.1 1.2

0.2 0.3 0.4 0.5 0.6 0.7



FIGURE 10. V<sub>OUT</sub> REGULATION vs LOAD, PFM, V<sub>OUT</sub> = 5V,



FIGURE 7. EFFICIENCY vs LOAD, PWM,  $V_{OUT} = 5V$ ,  $L_1 = 22\mu$ H,









50

0 0.1



### **Efficiency Curves** $f_{SW} = 500 \text{ kHz}, T_A = +25^{\circ} \text{C}$ (Continued)







### **Measurements** $f_{SW} = 500 \text{ kHz}$ , $V_{IN} = 24V$ , $V_{OUT} = 3.3V$ , $T_A = +25^{\circ}\text{C}$



FIGURE 14. START-UP AT NO LOAD, PFM



FIGURE 16. SHUTDOWN AT NO LOAD, PFM



FIGURE 15. START-UP AT NO LOAD, PWM



FIGURE 17. SHUTDOWN AT NO LOAD, PWM

### **Measurements** $f_{SW} = 500$ kHz, $V_{IN} = 24V$ , $V_{OUT} = 3.3V$ , $T_A = +25$ °C (Continued)





FIGURE 18. START-UP AT 1.2A

















FIGURE 22. STEADY STATE AT 1.2A LOAD

### **Measurements** $f_{SW} = 500$ kHz, $V_{IN} = 24V$ , $V_{OUT} = 3.3V$ , $T_A = +25$ °C (Continued)



FIGURE 24. LIGHT LOAD OPERATION AT 20mA







FIGURE 27. OVERCURRENT PROTECTION, PWM



FIGURE 29. SYNC AT 1.2A LOAD, PWM





FIGURE 28. OVERCURRENT PROTECTION HICCUP, PWM

### **Measurements** $f_{SW} = 500$ kHz, $V_{IN} = 24V$ , $V_{OUT} = 3.3V$ , $T_A = +25$ °C (Continued)



FIGURE 30. NEGATIVE CURRENT LIMIT, PWM

### **Detailed Description**

The ISL854102 combines a synchronous buck PWM controller with integrated power switches. The buck controller drives internal high-side and low-side N-channel MOSFETs to deliver load current up to 1.2A. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from +3V to +40V. An internal LDO provides bias to the low voltage portions of the IC.

Peak current mode control is used to simplify feedback loop compensation and reject input voltage variation. User selectable internal feedback loop compensation further simplifies design. The ISL854102 switches at a default of 500kHz.

The buck regulator is equipped with an internal current sensing circuit and the peak current limit threshold is typically set at 1.6A.

#### **Power-On Reset**

The ISL854102 automatically initializes upon receipt of the input power supply and continually monitors the EN pin state. If EN is held below its logic rising threshold, the IC is held in shutdown and consumes typically 2µA from the V<sub>IN</sub> supply. If EN exceeds its logic rising threshold, the regulator enables the bias LDO and begins to monitor the VCC pin voltage. When the VCC pin voltage clears its rising POR threshold, the controller initializes the switching regulator circuits. If V<sub>CC</sub> never clears the rising POR threshold, the switching regulator to operate. If V<sub>CC</sub> falls below its falling POR threshold while the switching regulator is operating, the switching regulator is shut down until V<sub>CC</sub> returns.

#### Soft-Start

To avoid large inrush current,  $V_{OUT}$  is slowly increased at start-up to its final regulated value. Soft-start time is determined by the SS pin connection. If SS is pulled to VCC, an internal 2ms timer is selected for soft-start. For other soft-start times, connect a capacitor from SS to GND. In this case, a 5.5µA current pulls up the SS voltage and the FB pin follows this ramp until it reaches the 600mV reference level. The soft-start time for this case is described by <u>Equation 1</u>:

Time(ms) = C(nF)\*0.109

```
(EQ. 1)
```



FIGURE 31. NEGATIVE CURRENT LIMIT RECOVERY, PWM

#### **Power-Good**

PG is the open-drain output of a window comparator that continuously monitors the buck regulator output voltage from the FB pin. PG is actively held low when EN is low and during the buck regulator soft-start period. After the soft-start period completes, PG becomes high impedance if the FB pin is within the range specified in the "Electrical Specifications" on page 8. If FB exits the specified window, PG is pulled low until FB returns. Over-temperature faults also force PG low until the fault condition is cleared by an attempt to soft-start. There is an internal 5M $\Omega$  internal pull-up resistor.

#### **PWM Control Scheme**

The ISL854102 employs peak current-mode Pulse-Width Modulation (PWM) control for fast transient response and pulse-by-pulse current limiting, as shown in the <u>"Functional Block.</u> <u>Diagram" on page 5</u>. The current loop consists of the current sensing circuit, slope compensation ramp, PWM comparator, oscillator, and latch. Current sense transresistance is typically 500mV/A and slope compensation rate, Se, is typically 450mV/T, where T is the switching cycle period. The control reference for the current loop comes from the error amplifier's output (V<sub>COMP</sub>).

A PWM cycle begins when a clock pulse sets the PWM latch and the upper FET is turned on. Current begins to ramp up in the upper FET and inductor. This current is sensed ( $V_{CSA}$ ), converted to a voltage and summed with the slope compensation signal. This combined signal is compared to  $V_{COMP}$  and when the signal is equal to  $V_{COMP}$  the latch is reset. Upon latch reset, the upper FET is turned off and the lower FET turned on allowing current to ramp down in the inductor. The lower FET remains on until the clock initiates another PWM cycle. Figure 33 on page 14 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the current sense and slope compensation signal.

The output voltage is regulated as the error amplifier varies  $V_{COMP}$  and therefore varies the output inductor current. The error amplifier is a transconductance type and its output (COMP) is terminated with a series RC network to GND. This termination is internal (150k/54pF) if the COMP pin is tied to VCC. Additionally, the transconductance for COMP =  $V_{CC}$  is 50µA/V vs 230µA/V for external RC connection. Its noninverting input is internally connected to a 600mV reference voltage and its inverting input is connected to the output voltage from the FB pin and its associated divider network.

FN8870 Rev.1.00 Mar 15, 2019





FIGURE 32. DCM MODE OPERATION WAVEFORMS



FIGURE 33. PWM OPERATION WAVEFORMS

#### **Light Load Operation**

At light loads, converter efficiency can be improved by enabling variable frequency operation (PFM). Connecting the SYNC pin to GND allows the controller to choose such operation automatically when the load current is low. Figure 32 shows the DCM operation. The IC enters DCM mode when eight consecutive cycles of inductor current crossing zero are detected. This corresponds to a load current equal to 1/2 the peak-to-peak inductor ripple current and set by Equation 2:

Due to the pulsed current nature of PFM mode, the converter can supply limited current to the load. If load current rises beyond the limit,  $V_{OUT}$  begins to decline. A second comparator signals an FB voltage 2% lower than the 600mV reference and forces the converter to return to PWM operation.

#### **Output Voltage Selection**

The regulator output voltage is programmed using an external resistor divider to scale  $V_{OUT}$  relative to the internal reference voltage. The scaled voltage is applied to the inverting input of the error amplifier; see Figure 34.

The output voltage programming resistor, R<sub>3</sub>, depends on the value chosen for the feedback resistor, R<sub>2</sub>, and the needed output voltage, V<sub>OUT</sub>, of the regulator. Equation 3 describes the relationship between V<sub>OUT</sub> and resistor values.

$$R_3 = \frac{R_2 \times 0.6V}{V_{OUT} - 0.6V}$$
(EQ. 3)

If the needed output voltage is 0.6V, then  $R_3$  is left unpopulated and  $R_2$  is  $0\Omega.$ 



where D = duty cycle,  $f_{SW}$  = switching frequency, L = inductor value,  $I_{OUT}$  = output loading current, and  $V_{OUT}$  = output voltage.

While operating in PFM mode, the regulator controls the output voltage with a simple comparator and pulsed FET current. A comparator indicates the point at which FB is equal to the 600mV reference, at which time the regulator begins providing pulses of current until FB is moved above the 600mV reference by 1%. The current pulses are approximately 400mA and are

FIGURE 34. EXTERNAL RESISTOR DIVIDER

#### **Protection Features**

The ISL854102 is protected from overcurrent, negative overcurrent, and over-temperature. The protection circuits operate automatically.

 $_{\text{OUT}} = \frac{V_{\text{OUT}}(1-D)}{2Lf_{\text{SW}}}$ 



(EQ. :

#### **Overcurrent Protection**

During PWM on-time, current through the upper FET is monitored and compared to a nominal 1.6A peak overcurrent limit. In the event that current reaches the limit, the upper FET is turned off until the next switching cycle. In this way, FET peak current is always well limited.

If the overcurrent condition persists for 17 sequential clock cycles, the regulator begins its hiccup sequence. In this case, both FETs are turned off and PG is pulled low. This condition is maintained for eight soft-start periods, after which the regulator attempts a normal soft-start.

if output fault persists, the regulator repeats the hiccup sequence indefinitely. There is no danger even if the output is shorted during soft-start.

If V<sub>OUT</sub> is shorted very quickly, FB may collapse below  $5/8^{ths}$  of its target value before 17 cycles of overcurrent are detected. The ISL854102 recognizes this condition and begins to lower its switching frequency proportional to the FB pin voltage. This adjustment ensures that the inductor does not run away under any circumstance (even with V<sub>OUT</sub> near OV).

#### **Negative Current Limit**

If an external source somehow drives current into  $V_{OUT}$ , the controller attempts to regulate  $V_{\mbox{OUT}}$  by reversing its inductor current to absorb the externally sourced current. If the external source is low impedance, the current may be reversed to unacceptable levels and the controller initiates its negative current limit protection. Similar to normal overcurrent, the negative current protection is realized by monitoring the current through the lower FET. When the valley point of the inductor current reaches negative current limit, the lower FET is turned off and the upper FET is forced on until current reaches the Positive current limit or an internal clock signal is issued. At this point, the lower FET is allowed to operate. If the current is pulled to the negative limit again on the next cycle, the upper FET is forced on again and the current is forced to  $1/6^{th}$  of the positive current limit. Next, the controller turns off both FETs and waits for COMP to indicate a return to normal operation. During this time, the controller applies a  $100\Omega$  load from PHASE to PGND and attempts to discharge the output. Negative current limit is a pulse-by-pulse style operation and recovery is automatic.

#### **Over-Temperature Protection**

Over-temperature protection limits maximum junction temperature in the ISL854102. When junction temperature  $(T_j)$ exceeds +150°C, both FETs are turned off and the controller waits for the temperature to decrease by approximately 20°C. During this time PG is pulled low. When temperature is within an acceptable range, the controller initiates a normal soft-start sequence. For continuous operation, do not exceed the +125°C junction temperature rating.

#### **Boot Undervoltage Protection**

If the boot capacitor voltage falls below 1.8V, the boot undervoltage protection circuit turns on the lower FET for 400ns to recharge the capacitor. This operation may arise during long periods of no switching such as PFM no load situations. In PWM operation near dropout ( $V_{IN}$  near  $V_{OUT}$ ), the regulator can hold

the upper FET on for multiple clock cycles. To prevent the boot capacitor from discharging, the lower FET is forced on for approximately 200ns every 10 clock cycles.

### **Application Guidelines**

#### Simplifying the Design

While the ISL854102 offers user programmed options for most parameters, the easiest implementation with fewest components involves selecting internal settings for SS, COMP, and FS. <u>Table 1 on page 4</u> provides component value selections for a variety of output voltages and allows you to implement solutions with a minimum of effort.

#### **Operating Frequency**

The ISL854102 operates at a default switching frequency of 500kHz if the FS pin is tied to VCC. Tie a resistor from the FS pin to GND to program the switching frequency from 300kHz to 2MHz, as shown in Equation 4.

$$R_{FS}[k\Omega] = 108.75k\Omega^{*}(t - 0.2\mu s)/1\mu s$$
 (EQ. 4)

Where:

t is the switching period in  $\boldsymbol{\mu} s.$ 



#### **Minimum On/Off-Time Limitation**

Minimum on-time ( $t_{MIN_ON}$ ) is the shortest duration of time that the HS FET can be turned on and minimum off time ( $t_{MIN_OFF}$ ) is the shortest duration of time that the HS FET can be turned off. The typical  $t_{MIN_ON}$  is 90ns and the typical  $t_{MIN_OFF}$  is 150ns. For a given  $t_{MIN_ON}$  and  $t_{MIN_OFF}$ , a higher switching frequency results in a narrower range of allowed duty cycle, which translates to a smaller allowed V<sub>IN</sub> range.

For a given output voltage ( $V_{OUT}$ ) and switching frequency ( $f_{SW}$ ), the maximum allowed voltage is given by (<u>Equation 5</u>):

$$V_{IN(max)} = \frac{V_{OUT}}{f_{SW} \times t_{MIN ON}}$$
(EQ. 5)

The minimum allowed voltage is given by (Equation 6):



$$V_{IN(min)} = \frac{V_{OUT}}{1 - f_{SW} \times t_{MIN OFF}}$$
(EQ. 6)

Table 3 shows the recommended switching frequencies for the various  $V_{OUT}$  to operate up to the maximum  $V_{IN}$  (40V).

TABLE 3. RECOMMENDED SWITCHING FREQUENCIES FOR VARIOUS  $$V_{\rm OUT}$$ 

V <sub>IN (max)</sub> (V)	V <sub>OUT</sub> (V)	f <sub>SW</sub> (kHz)
40	5	500
40	3.3	500
40	2.5	500
40	1.8	300

#### **Synchronization Control**

The frequency of operation can be synchronized up to 2MHz by an external signal applied to the SYNC pin. The rising edge on the SYNC triggers the rising edge of PHASE. To properly synchronize, the external source must be at least 10% greater than the programmed free running IC frequency.

#### **Output Inductor Selection**

The inductor value determines the converter's ripple current. Choosing an inductor current requires a somewhat arbitrary choice of ripple current,  $\Delta I$ . A reasonable starting point is 30% of total load current. The inductor value can then be calculated using Equation 7:

$$L = \frac{V_{IN} - V_{OUT}}{f_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}}$$
(EQ. 7)

Increasing the value of inductance reduces the ripple current and thus, the ripple voltage. However, the larger inductance value may reduce the converter's response time to a load transient. The inductor current rating should be such that it does not saturate in overcurrent conditions. For typical ISL854102 applications, inductor values generally lie in the  $10\mu$ H to  $47\mu$ H range. In general, higher V<sub>OUT</sub> causes higher inductance.

#### **Buck Regulator Output Capacitor Selection**

An output capacitor is required to filter the inductor current. The current mode control loop allows the use of low ESR ceramic capacitors and thus supports very small circuit implementations on the PC board. Electrolytic and polymer capacitors can also be used.

While ceramic capacitors offer excellent overall performance and reliability, the actual in-circuit capacitance must be considered. Ceramic capacitors are rated using large peak-to-peak voltage swings and with no DC bias. In the DC/DC converter application, these conditions do not reflect reality. As a result, the actual capacitance may be considerably lower than the advertised value. Consult the manufacturer's datasheet to determine the actual in-application capacitance. Most manufacturers publish capacitance vs DC bias so that this effect can be easily accommodated. The effects of AC voltage are not frequently published, however, an assumption of ~20% further reduction generally suffices. The result of these considerations may mean an effective capacitance 50% lower than nominal and this value should be used in all design calculations. Nonetheless, ceramic capacitors are a very good choice in many applications due to their reliability and extremely low ESR.

Use the following equations to calculate the required capacitance for ripple voltage. Additional capacitance can be used.

For the ceramic capacitors (low ESR):

$$V_{OUTripple} = \frac{\Delta I}{8*f_{SW}*C_{OUT}}$$
(EQ. 8)

where  $\Delta I$  is the inductor's peak-to-peak ripple current,  $f_{SW}$  is the switching frequency and  $C_{OUT}$  is the output capacitor.

If using electrolytic capacitors,

$$V_{OUTripple} = \Delta I^*ESR$$
 (EQ. 9)

#### **Loop Compensation Design**

When COMP is not connected to VCC, the COMP pin is active for external loop compensation. The ISL854102 uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes a single order system. It is much easier to design a Type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure <u>36</u> shows the small signal model of the synchronous buck regulator.



FIGURE 36. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR





FIGURE 37. TYPE II COMPENSATOR

Figure 37 shows the type II compensator and its transfer function is expressed as shown in Equation 10:

$$A_{v}(S) = \frac{\hat{v}_{COMP}}{\hat{v}_{FB}} = \frac{GM \cdot R_{3}}{(C_{6} + C_{7}) \cdot (R_{2} + R_{3})} \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)}$$
(EQ. 10)

where:

$$\omega_{cz1} = \frac{1}{R_6C_6}, \ \ \omega_{cz2} = \frac{1}{R_2C_3}, \\ \omega_{cp1} = \frac{C_6 + C_7}{R_6C_6C_7}, \\ \omega_{cp2} = \frac{R_2 + R_3}{C_3R_2R_3}$$

Compensator design goal:

- High DC gain
- Choose loop bandwidth f<sub>c</sub> less than 100kHz
- Gain margin: >10dB
- Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of  $f_c$  has a unity gain. Therefore, the compensator resistance  $R_6$  is determined by Equation 11.

$$R_{6} = \frac{2\pi f_{c} V_{o} C_{o} R_{t}}{GM \cdot V_{FB}} = 22.75 \times 10^{3} \cdot f_{c} V_{o} C_{o}$$
(EQ. 11)

where GM is the transconductance,  $g_m$ , of the voltage error amplifier in each phase. Compensator capacitor  $C_6$  is then given by Equation 12.

$$C_{6} = \frac{R_{0}C_{0}}{R_{6}} = \frac{V_{0}C_{0}}{I_{0}R_{6}}, C_{7} = max(\frac{R_{c}C_{0}}{R_{6}}, \frac{1}{\pi f_{SW}R_{6}})$$
(EQ. 12)

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower in Equation 12. An optional zero can boost the phase margin.  $\varpi_{\text{CZ2}}$  is a zero due to  $\text{R}_2$  and  $\text{C}_3$ .

Put compensator zero 2 to 5 times fc.

$$C_3 = \frac{1}{\pi f_c R_2}$$
 (EQ. 13)

Example: V<sub>IN</sub> = 12V, V<sub>0</sub> = 5V, I<sub>0</sub> = 1.2A, f<sub>SW</sub> = 500kHz, R<sub>2</sub> = 90.9k $\Omega$ , C<sub>0</sub> = 22 $\mu$ F/5m $\Omega$ , L = 39 $\mu$ H, f<sub>c</sub> = 50kHz, then compensator resistance R<sub>6</sub>:

$$R_{6} = 22.75 \times 10^{3} \cdot 50 \text{kHz} \cdot 5 \text{V} \cdot 22 \mu \text{F} = 125.12 \text{k}\Omega$$
 (EQ. 14)

It is acceptable to use  $124 \text{k}\Omega$  as the closest standard value for  $R_6.$ 

$$C_{6} = \frac{5V \cdot 22\mu F}{1A \cdot 124k\Omega} = 0.88nF$$
 (EQ. 15)

$$C_{7} = max(\frac{5m\Omega \cdot 22\,\mu\text{F}}{124\,k\Omega}, \frac{1}{\pi \cdot 500\,k\text{Hz} \cdot 124\,k\Omega}) = (0.88\,\text{pF}, 5.1\,\text{pF}) \tag{EQ. 16}$$

It is also acceptable to use the closest standard values for C<sub>6</sub> and C<sub>7</sub>. There is approximately 3pF parasitic capacitance from V<sub>COMP</sub> to GND; Therefore, C<sub>7</sub> is optional. Use C<sub>6</sub> = 1500pF and C<sub>7</sub> = OPEN.

$$C_3 = \frac{1}{\pi \cdot 50 \text{ kHz} \cdot 90.9 \text{ k}\Omega} = 70 \text{ pF}$$
 (EQ. 17)

Use  $C_3 = 68pF$ . Note that  $C_3$  may increase the loop bandwidth from previous estimated value. Figure 38 shows the simulated voltage loop gain. It is shown that it has a 75kHz loop bandwidth with a 61° phase margin and 6dB gain margin. It may be more desirable to achieve an increased gain margin, which can be accomplished by lowering  $R_6$  by 20% to 30%. In practice, ceramic capacitors have significant derating on voltage and temperature, depending on the type. See the ceramic capacitor datasheet for more details.



### **Layout Considerations**

Proper layout of the power converter minimizes EMI and noise, and ensures first pass success of the design. Printed Circuit Board (PCB) layouts are provided in multiple formats on the Renesas <u>website</u>. In addition, <u>Figure 39</u> illustrates the important points in PCB layout. In reality, PCB layout of the ISL854102 is quite simple.

A multilayer PCB with GND plane is recommended. Figure 39 shows the connections of the critical components in the converter. Note that capacitors  $C_{IN}$  and  $C_{OUT}$  can each represent multiple physical capacitors. The most critical connections are to tie the PGND pin to the package GND pad and then use vias to directly connect the GND pad to the system GND plane. This connection of the GND pad to system plane ensures a low impedance path for all return current and an excellent thermal path to dissipate heat. With this connection made, place the high frequency MLCC input capacitor near the VIN pin and use vias directly at the capacitor pad to tie the capacitor to the system GND plane.

The boot capacitor is easily placed on the PCB side opposite the controller IC and two vias directly connect the capacitor to BOOT and PHASE.

Place a  $1\mu F$  MLCC near the VCC pin and directly connect its return with a via to the system GND plane.

Place the feedback divider close to the FB pin and do not route any feedback components near PHASE or BOOT. If external components are used for SS, COMP, or FS, the same advice applies.



FIGURE 39. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS



**Revision History** The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Mar 15, 2019	FN8870.1	Updated links throughout document. Added Related Literature section Updated the Ordering Information table by adding tape and reel parts, evaluation board, demonstration boards, and updated notes. Under Light Load Operation section changed 300mA to 400mA and 1% to 2%. Added Minimum On/Off-Time Limitation section. Removed About Intersil section. Updated Disclaimer.
Jul 1, 2016	FN8870.0	Initial Release



### **Package Outline Drawing**

L12.4x3

12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 3/15



PIN #1 INDEX AREA 6 10X 0.50 10X 0.50 10X 0.50 10X 0.50 10X 0.50 12X 0.40 ±0.10 12X 0.40 ±0.10

SEE DETAIL "X"





NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal  $\pm 0.05$
- A. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- $\overline{5}$ . Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 V4030D-4 issue E.



#### TYPICAL RECOMMENDED LAND PATTERN

#### FN8870 Rev.1.00 Mar 15, 2019



For the most recent package outline drawing, see L12.4x3.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/