ISL75054SLH

Radiation Hardened Ultra Low Noise 1A LDO

Description

The ISL75054SLH is a radiation hardened low dropout linear regulator with ultra-low noise and high PSRR intended for ADC, RF, and other noise sensitive applications. The device has an operating supply voltage range of 2.7V to 30V and an output voltage range of 0.5V to V_{IN} - V_{DO}. Built-in protection includes V_{IN} - V_{OUT} foldback current limiting, externally programmable current limit, and over-temperature protection. The ISL75054SLH features excellent noise performance and PSRR for radiation hardened LDOs, with ultra-low RMS noise of 3.9µV_{RMS} from 10Hz to 100kHz and ultrahigh PSRR of 104dB at 120Hz.

The ISL75054SLH is fabricated on a Silicon-On Insulator (SOI) process which makes it latch-up free.The ISL75054SLH is offered in a 10 lead ceramic flatpack, 16 lead heatsink thin shrink small outline (HTSSOP) package, and die form and operates across the full military temperature range of -55°C to +125°C.

Applications

Power Supplies for:

- ADC/DAC Reference, High Speed/Precision Data Converters
- RF PLLs, VCOs, Mixers, LNAs, PAs
- Low Noise Instrumentation Amplifier

Features

- Qualified to Renesas Rad Hard QML-V Equivalent Screening and QCI flow (R34TB0001EU) (Hermetic)
  - All screening and QCI is in accordance with MIL-PRF-38535 Class-V
- Qualified to Renesas Rad Hard QML-P Equivalent Screening and QCI Flow (R34TB0005EU) (Plastic)
  - All screening and QCI is in accordance with MIL-PRF-38535 Class-P
- Ultra-low RMS noise: 3.9µV_{RMS} from 10Hz-100kHz
- Ultra-low spot noise: 11.5nV/√Hz at 10kHz
- Ultrahigh PSRR
  - 104dB at 120Hz, 71dB at 10kHz, 39dB at 100kHz, 28dB at 1MHz, and 27dB at 10MHz
- Input voltage range (V_{IN}): 2.7V to 30V
  - 2.7V to 27V (LET 86MeV•cm^2/mg)
- Output voltage range (V_{OUT}): 0.5V to V_{IN} -V_{DO}
- Low dropout voltage (V_{DO}): 387mV
  - I_{OUT} = 1A, V_{IN} = 3.3V, R_{SET} = 33kΩ
- Output voltage set using a single resistor
- Programmable current limit with V_{IN} - V_{OUT} foldback current limiting
- TID rad hard assurance (RHA) Testing
  - LDR (0.01rad(Si)/s): 75krad(Si)
- SEE Characterization
  - No DSEE for V_{IN} = 27V at 86MeV•cm^2/mg
  - SEFI <2.5µm^2 at 86MeV•cm^2/mg
  - V_{OUT} SET <2% at 86MeV•cm^2/mg




Figure 1. Typical Application




Figure 2. Noise Spectral Density vs C_{SET} Capacitor V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A (RMS noise 10Hz to 100kHz)

© 2025-2026 Renesas Electronics

Contents

1. Overview . . . 3
1.1 Typical Application Schematic . . . 3
1.2 Block Diagram . . . 4
2. Pin Information . . . 4
2.1 Pin Assignments - Ceramic Dual Flatpack . . . 4
2.2 Pin Descriptions - Ceramic Dual Flatpack . . . 4
2.3 Pin Assignments - Plastic HTSSOP . . . 5
2.4 Pin Descriptions - Plastic HTSSOP . . . 6
3. Specifications . . . 7
3.1 Absolute Maximum Ratings . . . 7
3.2 Recommended Operating Conditions . . . 7
3.3 Thermal Information . . . 7
3.4 Electrical Specifications . . . 8
3.5 Operation Burn-In Deltas . . . 12
4. Typical Performance Curves . . . 13
5. Functional Description . . . 22
5.1 Overview . . . 22
5.2 Precision Current Reference Architecture . . . 22
5.3 Power-Good and Fast Start-Up . . . 22
5.4 Low Noise, High PSRR Performance . . . 22
6. Applications Information . . . 23
6.1 Input Capacitance and Stability . . . 23
6.2 Output Capacitance and Stability . . . 23
6.3 Input UVLO and Enable Threshold . . . 23
6.4 Output Voltage . . . 24
6.4.1 Output Voltage Set by External Voltage Source . . . 25
6.5 VSET Capacitance: Noise and Soft-Start . . . 25
6.6 Power-Good, PGFB, and Fast Start . . . 26
6.7 Overcurrent Protection . . . 27
6.7.1 Overcurrent Protection in Dropout Operation . . . 27
6.8 Over-Temperature Protection . . . 28
7. PCB Layout . . . 28
7.1 Layout Guidelines . . . 28
8. Die and Assembly Characteristics . . . 30
8.1 Metalization Mask Layout . . . 31
9. Package Outline Drawing . . . 33
10. Ordering Information . . . 33
11. Revision History . . . 33
A. ECAD Design Information . . . 34

1. Overview

1.1 Typical Application Schematic




Figure 3. Ceramic Dual Flat Pack Typical Application for 3.3V Output




Figure 4. Plastic HTTSOP Typical Application for 3.3V Output

1.2 Block Diagram




Figure 5. Functional Block Diagram

2. Pin Information

2.1 Pin Assignments - Ceramic Dual Flatpack





Figure 6. Pin Assignments - Top View

2.2 Pin Descriptions - Ceramic Dual Flatpack

Pin Number	Pin Name	ESD Circuit	Description
1	VIN	1	Input supply pins. VIN range is from 2.7V to 30V. This pin requires sufficient input capacitance from VIN to GND. 30µF is recommended and should be placed close to the device pins.
2	VIN	1	
3	EN	1	Enable pin. When set above 1.14V nominally, the device is enabled.

Pin Number	Pin Name	ESD Circuit	Description
4	PG	1	Power-Good output. The output is open-drain logic, connect a pull-up resistor to VIN. For SEE mitigation, connect a 220pF capacitor from PG to GND. PG stays low when PGFB is connected to VIN.
5	OCP	2	Overcurrent protection. OCP allows the current limit to be programmed with an external resistor, R_{OCP}, between a typical range of 0.2A to 1.4A. Connect OCP directly to GND to set the maximum current limit. *Note*: OCP sources a typical 530:1 ratio of IOUT on this pin.Refer to Overcurrent Protection for more details.
6	PGFB	1	Power-good feedback. To enable fast start-up functionality and power-good detection, connect an external resistor divider from VOUT so that 665mV is provided to PGFB at the nominal output voltage. For SEE mitigation, connect a 680pF capacitor from VOUT to PGFB. Connect PGFB to VIN to disable fast start-up and PG functions when not required.
7	VSET	1	Output voltage set. VSET sources a precision 100µA current that flows through the external R_{SET} resistor to GND. VSET sets the soft-start output voltage ramp rate through an external capacitor, C_{SET}, to GND. C_{SET} also provides filtering to internal device noise. Renesas recommends selecting C_{SET} between 0.47µF and 10µF. Refer to Output Voltage for more information about setting the output voltage and VSET Capacitance: Noise and Soft-Start for more information about configuring the soft-start time.
8	VOUTS	1	Output voltage sense. VOUTS is the inverting input to the error amplifier. Connect VOUTS directly to the output capacitor.
9	VOUT	1	Output voltage pins. A capacitance is required from VOUT to GND, 30µF is recommended. VOUT is set through a resistor from the VSET pin to GND and can range from 0.5V to V_{IN} - V_{DO}.
10	VOUT	1	
EPAD	GND	-	Ground. The EPAD is electrically connected to GND and functions as a heatsink. Connect to PCB GND.
Lid	GND	-	The Lid is internally connected to GND including to the bottom EPAD.
			

2.3 Pin Assignments - Plastic HTSSOP






Figure 7. Pin Assignment - Top View

2.4 Pin Descriptions - Plastic HTSSOP

Pin Number	Pin Name	ESD Circuit	Description
1	VIN	1	Input supply pins. VIN range is from 2.7V to 30V. This pin requires sufficient input capacitance from VIN to GND. 30µF is recommended and should be placed close to the device pins.
2	VIN	1	
3	VIN	1	
4	VIN	1	
5	EN	1	Enable pin. When set above 1.14V nominally, the device is enabled.
6	PG	1	Power-Good output. The output is open-drain logic, connect a pull-up resistor to a logic supply or VIN. For SEE mitigation, connect a 220pF capacitor from PG to GND. PG stays low and fast start-up functionality is disabled by connecting PGFB to VIN.
7	OCP	2	Overcurrent protection. OCP allows the current limit to be programmed with an external resistor, R_{OCP}, between a typical range of 0.2A to 1.4A. Connect OCP directly to GND to set the maximum current limit. *Note*: The OCP pin sources a 530:1 ratio of the current out of VOUT. Refer to Overcurrent Protection for more details.
8	GND	-	Ground pin. Connect to the PCB GND plane.
9	PGFB	1	Power-good feedback. To enable fast start-up functionality and power-good detection, connect an external resistor divider from VOUT so that 665mV is provided to PGFB at the nominal output voltage. For SEE mitigation, connect a 680pF capacitor from VOUT to PGFB. Connect PGFB to VIN to disable fast start-up and PG functions when not required.
10	VSET	1	Output voltage set. VSET sources a precision 100µA current that flows through the external R_{SET} resistor to GND. VSET sets the soft-start output voltage ramp rate through an external capacitor, C_{SET}, to GND. C_{SET} also provides filtering to internal device noise. Renesas recommends selecting C_{SET} between 0.47µF and 10µF. Refer to Output Voltage for more information about setting the output voltage and VSET Capacitance: Noise and Soft-Start for more information about configuring the soft-start time.
11	VOUTS	1	Output voltage sense. VOUTS is the inverting input to the error amplifier. Connect VOUTS directly to the output capacitor.
12	VOUT	1	Output voltage pins. A capacitance is required from VOUT to GND, 30µF is recommended. VOUT is set through a resistor from the VSET pin to GND and can range from 0.5V to V_{IN} - V_{DO}.
13	VOUT	1	
14	VOUT	1	
15	VOUT	1	
16	VOUT	1	
-	EPAD	-	The EPAD functions as a heatsink. Connect to PCB GND to tie the die substrate to the GND pin.



Circuit 1



Circuit 2

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
VIN	GND - 0.3	+35	V
EN, PG, PGFB, VSET, VOUTS, VOUT	GND - 0.3	+35	V
VOUTS - VSET	- 0.3	+0.3	V
VIN[1]	GND - 0.3	+27	V
OCP	GND - 0.3	+6.5	V
Junction Temperature	-55	+150	°C
Storage Temperature	-65	+150	°C
Human Body Model (Tested per MIL-STD-883 TM3015.7)	-	1.5	kV
Charged Device Model (Tested per JS-002-2022)	-	0.5	kV
Latch-Up (Tested per JESD-78E; Class 2, Level A) at 125°C	-	±100	mA

1. Tested under a heavy ion environment at LET = 86MeV•cm^2/mg at 125°C. Refer to *SEE Test Report* for more information regarding test setup.

3.2 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
VIN	2.7	30	V
VSET, VOUTS, VOUT	0.5	V_{IN}-V_{DO}	V
EN, PG, PGFB	0	30	V
Ambient Temperature	-55	125	°C

3.3 Thermal Information

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	10 Ld CFP Package	θ_{JA}[1]	Junction to ambient	31	°C/W
		θ_{JC}[2]	Junction to case	6	
Thermal Resistance	16 Ld HTSSOP Package	θ_{JA}[3]	Junction to ambient	33	°C/W
		θ_{JC}[4]	Junction to case	2.5	

1. θ_{JA} is measured in free air with the component mounted with solder on a high-effective thermal conductivity test board with direct attach features in free air. See TB379.
2. For θ_{JC}, the case temperature location is taken at the center of the exposed metal pad on the package bottom.
3. θ_{JA} is measured in free air with the component mounted with solder on a high-effective thermal conductivity test board with direct attach features in free air. See TB379.
4. For θ_{JC}, the case temperature location is taken at the center of the exposed metal pad on the package bottom.

3.4 Electrical Specifications

Default test conditions unless otherwise specified: V_{IN} = V_{OUT} + 0.5V or 2.7V, whichever is greater unless otherwise noted. Maximum I_{OUT} is defined as 1A for V_{IN}-V_{OUT} <= 2.2V, 100mA for 2.2V < V_{IN}-V_{OUT} ≤ 15V, 60mA for 15V < V_{IN}-V_{OUT} ≤ 29.4V, 50mA for V_{IN}-V_{OUT} > 29.4V. Typical values are at T_J = +25°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s.**

Parameter	Test Conditions	Temp.	Min	Typ[1]	Max	Unit
Power Supply						
Input Voltage Range	-	-55 to +125°C	**2.7**	-	**30**	V
Input Supply UVLO Rising	EN = 2.25V	-55 to +125°C	**2.3**	2.58	**2.7**	V
Input Supply UVLO Falling	EN = 2.25V	-55 to +125°C	**2.2**	2.4	**2.5**	V
Input Supply UVLO Hysteresis	-	-55 to +125°C	-	0.18	**0.3**	V
Output Current	-	-55 to +125°C	-	-	**1**	A
Operating Supply Current	I_{OUT} = 0A; V_{OUT} = 0.9V; V_{IN} = 2.7V	-55 to +125°C	-	1.7	**2.5**	mA
	I_{OUT} = 0A; V_{OUT} = 0.9V, V_{IN} = 30V	-55 to +125°C	-	6.9	**8.5**	mA
	I_{OUT} = 0A; V_{OUT} = 29V, V_{IN} = 30V	-55 to +125°C	-	2.3	**3.5**	mA
	I_{OUT} = 0A; V_{OUT} = 0.5V; V_{IN} = 2.7V	-55 to +125°C	-	1.6	**2.5**	mA
	I_{OUT} = 0A; V_{OUT} = 0.5V; V_{IN} = 30V	-55 to +125°C	-	6.9	**8.5**	mA
	I_{OUT} = 0A; V_{IN}-V_{OUT} = V_{DO}	-55 to +125°C	-	2.2	**3.5**	mA
Shutdown Current	EN = 0V; V_{IN} = 6V	-55 to +125°C	-	198	**350**	µA
	EN = 0V; V_{IN} = 30V	-55 to +125°C	**-**	320	**450**	µA
V_{SET} Current	V_{IN} = 2.7V to 30V; V_{OUT} = 0.9V to V_{IN} -V_{DO}; I_{OUT} = 1A, or 50mA for V_{IN}-V_{OUT} > 2.2V	-55°C	98.5	100	101.5	µA
		+25°C	98.5	100	101.5	µA
		+125°C	98.5	100	101.5	µA
		+25°C (Post Rad)	98.5	100	101.5	µA
	V_{IN} = 2.7V to 30V; V_{OUT} = 0.5V; I_{OUT} = 1A, or 50mA for V_{IN}-V_{OUT} > 2.2V	-55°C	98.5	100.8	104	µA
		+25°C	98.5	100.8	104	µA
		+125°C	98.5	100.8	106.5	µA
		+25°C (Post Rad)	98.5	100.8	104	µA
V_{SET} Fast Start Current	V_{PGFB} = 560mV; V_{IN} = 2.7V; V_{SET} = 0.9V	-55 to +125°C	**1.5**	2	**2.4**	mA
Output						
Output Voltage Range	V_{IN} = 2.7V to 30V	-55 to +125°C	**0.5**	-	**VIN - VDO**	V

Default test conditions unless otherwise specified: V_{IN} = V_{OUT} + 0.5V or 2.7V, whichever is greater unless otherwise noted. Maximum I_{OUT} is defined as 1A for V_{IN}-V_{OUT} <= 2.2V, 100mA for 2.2V < V_{IN}-V_{OUT} ≤ 15V, 60mA for 15V < V_{IN}-V_{OUT} ≤ 29.4V, 50mA for V_{IN}-V_{OUT} > 29.4V. Typical values are at T_J = +25°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)**

Parameter	Test Conditions	Temp.	Min	Typ[1]	Max	Unit
Output Offset Voltage	V_{IN} = 2.7V to 30V; V_{OUT} = 0.9V to V_{IN} -V_{DO}; I_{OUT} = 0mA	-55°C	-	1.75	6	mV
		+25°C	-	1.75	6	mV
		+125°C	-	1.75	6	mV
		+25°C (Post Rad)	-	1.75	6	mV
	V_{IN} = 2.7V to 30V; V_{OUT} = 0.9V to V_{IN} -V_{DO}; Maximum I_{OUT}	-55°C	-	2.4	8	mV
		+25°C	-	2.4	8	mV
		+125°C	-	2.4	8	mV
		+25°C (Post Rad)	-	2.4	8	mV
	V_{IN} = 2.7V to 30V; V_{OUT} = 0.5V; I_{OUT} = 0mA	-55°C	-	5	18	mV
		+25°C	-	5	18	mV
		+125°C	-	5	18	mV
		+25°C (Post Rad)	-	5	18	mV
	V_{IN} = 2.7V to 30V; V_{OUT} = 0.5V; Maximum I_{OUT}	-55°C	-	6.7	20	mV
		+25°C	-	6.7	20	mV
		+125°C	-	6.7	20	mV
		+25°C (Post Rad)	-	6.7	20	mV
Line Regulation, $\Delta V_{OS}/\Delta V_{IN}$	V_{OUT} = 0.9V	-55 to +125°C	**-20**	-1.1	**5**	µV/V
	V_{OUT} = 0.5V	-55 to +125°C	**-45**	-5	**15**	µV/V
Line Regulation, $\Delta I_{SET}/\Delta V_{IN}$	V_{OUT} = 0.9V	-55 to +125°C	**-10**	1.2	**10**	nA/V
	V_{OUT} = 0.5V	-55 to +125°C	**-5**	7.8	**20**	nA/V
Load Regulation, ΔV_{OUT}	V_{IN} = 2.7V; V_{OUT} = 0.9V; I_{OUT} = 0mA to 1A	-55 to +125°C	**-3**	-1	**0**	mV
	V_{IN} = 2.7V; V_{OUT} = 0.5V; I_{OUT} = 0mA to 1A	-55 to +125°C	**-5**	-2.2	**0**	mV
	V_{IN} = 16V, V_{OUT} = 15V; I_{OUT} = 0mA to 1A	-55 to +125°C	**-3**	-1.1	**0**	mV
	V_{IN} = 30V; V_{OUT} = 29V; I_{OUT} = 0mA to 1A	-55 to +125°C	**-3**	-1.1	**0**	mV

Default test conditions unless otherwise specified: V_{IN} = V_{OUT} + 0.5V or 2.7V, whichever is greater unless otherwise noted. Maximum I_{OUT} is defined as 1A for V_{IN}-V_{OUT} <= 2.2V, 100mA for 2.2V < V_{IN}-V_{OUT} ≤ 15V, 60mA for 15V < V_{IN}-V_{OUT} ≤ 29.4V, 50mA for V_{IN}-V_{OUT} > 29.4V. Typical values are at T_J = +25°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)**

Parameter	Test Conditions	Temp.	Min	Typ[1]	Max	Unit
Dropout Voltage, V_{DO}	V_{IN} - V_{OUT} for V_{IN} = 3.3V; R_{SET} = 33kΩ; I_{OUT} = 1mA	-55°C	300	370	500	mV
		+25°C	300	370	500	mV
		+125°C	300	370	500	mV
		+25°C (Post Rad)	300	370	500	mV
	V_{IN} - V_{OUT} for V_{IN} = 3.3V; R_{SET} = 33kΩ; I_{OUT} = 500mA	-55°C	300	380	500	mV
		+25°C	300	380	500	mV
		+125°C	300	380	500	mV
		+25°C (Post Rad)	300	380	500	mV
	V_{IN} - V_{OUT} for V_{IN} = 3.3V; R_{SET} = 33kΩ; I_{OUT} = 1A	-55°C	300	387	500	mV
		+25°C	300	387	500	mV
		+125°C	300	387	500	mV
		+25°C (Post Rad)	300	387	500	mV
Programmable Current Limit	V_{IN} = 2.7V to 5.5V; R_{OCP} = 750Ω	-55 to +125°C	**0.15**	0.2	**0.25**	A
	V_{IN} = 2.7V to 5.5V; R_{OCP} = 150Ω	-55 to +125°C	**0.8**	1	**1.2**	A
Internal Current Limit	V_{IN} = 2.7V; V_{OUT} = 0V; OCP = 0V	-55 to +125°C	**1.2**	1.4	**1.6**	A
	V_{IN} = 30V; V_{OUT} = 0V; OCP = 0V; V_{IN} - V_{OUT} foldback limiting	-55 to +125°C	**0.1**	0.32	**0.8**	A
OCP Pin Current	V_{IN} = 2.7V; V_{OUT} = 0.9V; I_{OUT} = 100mA	-55 to +125°C	**140**	190	**250**	µA
	V_{IN} = 2.7V; V_{OUT} = 0.9V; I_{OUT} = 1A	-55 to +125°C	**1.5**	1.85	**2.5**	mA
	V_{IN} = 30V; V_{OUT} = 28.7V; I_{OUT} = 100mA	-55 to +125°C	**140**	193	**250**	µA
	V_{IN} = 30V; V_{OUT} = 28.7V; I_{OUT} = 1A	-55 to +125°C	**1.5**	1.87	**2.5**	mA
Start-Up Time	V_{IN} = 5V; R_{SET} = 33kΩ; C_{SET} = 100nF; I_{OUT} = 500mA; Fast Start-Up Disabled; V_{OUT} rise from 10% to 90%	-55 to +125°C	**6**	7.9	**11**	ms
	V_{IN} = 5V; R_{SET} = 33kΩ; C_{SET} = 0.47µF; I_{OUT} = 500mA; Fast Start-Up Disabled; V_{OUT} rise from 10% to 90%	-55 to +125°C	**32**	36	**48**	ms
	V_{IN} = 5V; R_{SET} = 33kΩ; C_{SET} = 4.7µF; I_{OUT} = 500mA; Fast Start-Up Disabled; V_{OUT} rise from 10% to 90%	-55 to +125°C	**320**	379	**480**	ms
	V_{IN} = 5V; R_{SET} = 33kΩ; C_{SET} = 4.7µF; I_{OUT} = 500mA; Fast Start-Up Enabled; V_{OUT} rise from 10% to 90%	-55 to +125°C	**4**	5.8	**9**	ms
Thermal Shutdown	Rising	-	-	165	-	°C
Thermal Shutdown Hysteresis	-	-	-	20	-	°C

Default test conditions unless otherwise specified: V_{IN} = V_{OUT} + 0.5V or 2.7V, whichever is greater unless otherwise noted. Maximum I_{OUT} is defined as 1A for V_{IN}-V_{OUT} <= 2.2V, 100mA for 2.2V < V_{IN}-V_{OUT} ≤ 15V, 60mA for 15V < V_{IN}-V_{OUT} ≤ 29.4V, 50mA for V_{IN}-V_{OUT} > 29.4V. Typical values are at T_J = +25°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)**

Parameter	Test Conditions	Temp.	Min	Typ[1]	Max	Unit
Noise						
Noise Spectral Density (V_{IN} = 5V; V_{OUT} = 3.3V)	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10Hz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	350	-	nV/√Hz
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 100Hz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	65	-	nV/√Hz
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 1kHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	22.5	-	nV/√Hz
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10kHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	11.5	-	nV/√Hz
Output RMS Noise (V_{IN} = 5V; V_{OUT} = 3.3V)	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10Hz to 100kHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	3.9	-	$µV_{RMS}$
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10Hz to 100kHz; C_{OUT} = 30µF; C_{SET} = 2.2µF	+25°C	-	4.3	-	$µV_{RMS}$
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10Hz to 100kHz; C_{OUT} = 30µF; C_{SET} = 1µF	+25°C	-	5.4	-	$µV_{RMS}$
	V_{IN} = 5V; V_{OUT} = 3.3V; I_{OUT} = 1A; Frequency = 10Hz to 100kHz; C_{OUT} = 30µF; C_{SET} = 0.47µF	+25°C	-	7.4	-	$µV_{RMS}$
PSRR						
PSRR	V_{IN} - V_{OUT} = 2V; I_{OUT} = 1A; V_{RIPPLE} = 150mV_{P-P}; Frequency = 120Hz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	103.6	-	dB
	V_{IN} - V_{OUT} = 2V; I_{OUT} = 1A; V_{RIPPLE} = 150mV_{P-P}; Frequency = 10kHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	71.1	-	dB
	V_{IN} - V_{OUT} = 2V; I_{OUT} = 1A; V_{RIPPLE} = 150mV_{P-P}; Frequency = 100kHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	39.1	-	dB
	V_{IN} - V_{OUT} = 2V; I_{OUT} = 1A; V_{RIPPLE} = 150mV_{P-P}; Frequency = 1MHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	28.4	-	dB
	V_{IN} - V_{OUT} = 2V; I_{OUT} = 1A; V_{RIPPLE} = 150mV_{P-P}; Frequency = 10MHz; C_{OUT} = 30µF; C_{SET} = 4.7µF	+25°C	-	27.1	-	dB
EN Input Pin						
EN Input Rising Threshold	V_{IN} = 6V	-55 to +125°C	**1.02**	1.14	**1.2**	V
EN Threshold Hysteresis	-	-55 to +125°C	-	0.14	**0.3**	V
EN Leakage	V_{IN} = 30V; EN = 30V	-55 to +125°C	-	0.2	-	µA
PG Output Pin						
PG Trip UV Rising	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V	-55 to +125°C	**580**	605	**625**	mV
PG UV Hysteresis	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V	-55 to +125°C	-	29	**90**	mV
PG Trip OV Rising	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V	-55 to +125°C	**690**	725	**750**	mV
PG OV Hysteresis	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V	-55 to +125°C	-	27	**90**	mV
PG Falling Delay; UV Warning	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V; R_{PULLUP} = 100kΩ to 5V; Time from PGFB = 0.5V to PG falling	-55 to +125°C	**290**	329	**390**	ns
PG Rising Delay; UV Recovery	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V; R_{PULLUP} = 100kΩ to 5V; C_{PG} = 50pF; Time from PGFB = 0.65V to PG = 0.5V	-55 to +125°C	**0.7**	0.8	**0.9**	µs

Default test conditions unless otherwise specified: V_{IN} = V_{OUT} + 0.5V or 2.7V, whichever is greater unless otherwise noted. Maximum I_{OUT} is defined as 1A for V_{IN}-V_{OUT} <= 2.2V, 100mA for 2.2V < V_{IN}-V_{OUT} ≤ 15V, 60mA for 15V < V_{IN}-V_{OUT} ≤ 29.4V, 50mA for V_{IN}-V_{OUT} > 29.4V. Typical values are at T_J = +25°C. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)**

Parameter	Test Conditions	Temp.	Min	Typ[1]	Max	Unit
PG Rising Delay; OV Recovery (Hermetic Package)	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V; R_{PULLUP} = 100kΩ to 5V; C_{PG} = 50pF, Time from PGFB = 0.65V to PG = 0.5V	-55 to +125°C	**0.7**	0.8	**0.9**	µs
PG Rising Delay; OV Recovery (Plastic Package)	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V; R_{PULLUP} = 100kΩ to 5V; C_{PG} = 50pF; Time from PGFB = 0.65V to PG = 0.5V	-55 to +125°C	**0.65**	0.75	**0.9**	µs
PG Falling Delay; OV Warning	V_{IN} = 2.7V to 30V; V_{OUT} ≥ 0.9V; R_{PULLUP} = 100kΩ to 5V; Time from PGFB = 0.8V to PG falling	-55 to +125°C	**280**	338	**390**	ns
PG VOL	I_{PG} = 1mA; V_{IN} = 2.7V; V_{OUT} ≥ 0.9V	-55 to +125°C	-	196	**350**	mV
PG Leakage	V_{IN} = 30V; V_{PG} = 30V	-55 to +125°C	-	0.01	**1**	µA

1. Typical values are at 25°C and are not guaranteed.

3.5 Operation Burn-In Deltas

Table 1 shows the delta limits of critical parameters after 2000hrs of HTOL at 135°C.

Table 1. Burn-In Deltas

Parameter	Test Conditions	Min	Max	Units
Shutdown Current	EN = 0V; V_{IN} = 30V	-40	40	µA
Operating Supply Current	I_{OUT} = 0A; V_{OUT} = 29V, V_{IN} = 30V	-0.25	0.25	mA
	I_{OUT} = 0A; V_{OUT} = 0.9V, V_{IN} = 30V	-0.35	0.35	mA
VSET Current	V_{IN} = 30V; V_{OUT} = 0.9V; I_{OUT} = 0mA	-0.68	0.68	µA
	V_{IN} = 30V; V_{OUT} = 0.9V; I_{OUT} = 50mA	-0.75	0.75	µA
Output Offset Voltage	V_{IN} = 30V; V_{OUT} = 0.9V; I_{OUT} = 0mA	-0.75	0.75	mV
	V_{IN} = 30V; V_{OUT} = 0.9V; I_{OUT} = 60mA; 25C Only	-0.7	0.7	mV
Dropout Voltage, VDO	V_{IN} - V_{OUT} for V_{IN} = 3.3V; R_{SET} = 33kΩ; I_{OUT} = 1A	-25	25	mV
Internal Current Limit	V_{IN} = 2.7V; V_{OUT} = 0V; R_{OCP} = 0Ω	-0.035	0.035	A

4. Typical Performance Curves

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth.




Figure 8. PSRR for Common V_{IN} to V_{OUT} Configurations




Figure 9. PSRR vs Input Voltage (V_{OUT} = V_{IN} - 0.8V)




Figure 10. PSRR vs Output Voltage (V_{IN} = V_{OUT} + 0.8V or 2.7V, whichever is greater)




Figure 11. PSRR vs Output Current (V_{IN} = 3.3V, V_{OUT} = 1.8V)




Figure 12. PSRR vs C_{SET}




Figure 13. PSRR vs Output Capacitance (V_{IN} = 3.3V, V_{OUT} = 1.8V)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 14. PSRR vs V_{IN} - V_{OUT}




Figure 15. PSRR vs Temperature (V_{IN} = 3.3V, V_{OUT} = 1.8V)




Figure 16. Output Noise for Common V_{IN} to V_{OUT} Configurations




Figure 17. Output Noise vs Input Voltage (V_{OUT} = V_{IN} - 0.8V)




Figure 18. Output Noise vs Output Voltage (V_{IN} = 2.7V)




Figure 19. Output Noise vs Output Voltage (V_{IN} = V_{OUT} + 0.8V)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 20. Output Noise vs Output Current (V_{IN} = 2.7V, V_{OUT} = 1.8V)




Figure 21. Output Noise vs C_{SET}




Figure 22. Output Noise vs Output Capacitance (2.7V, V_{OUT} = 1.8V)




Figure 23. Load Transient (V_{OUT} = 1.8V, I_{OUT} = 1mA to 1A, V_{IN} = 3.3V, Slew Rate = 8A/µs, R_{OCP} = 10.5Ω)




Figure 24. Load Transient (V_{OUT} = 1.8V, I_{OUT} = 1A to 1mA, V_{IN} = 3.3V, Slew Rate = 8.1A/µs, R_{OCP} = 10.5Ω)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 25. Load Transient (V_{OUT} = 3.3V, I_{OUT} = 1mA to 1A, V_{IN} = 5V, Slew Rate = 10.3A/µs, R_{OCP} = 10.5Ω)




Figure 26. Load Transient (V_{OUT} = 3.3V, I_{OUT} = 1A to 1mA (V_{IN} = 5V, Slew Rate = 6.4A/µs, R_{OCP} = 10.5Ω)




Figure 27. Load Transient (V_{OUT} = 12V, I_{OUT} = 1mA to 1A, V_{IN} = 15V, Slew Rate = 8.1A/µs, R_{OCP} = 10.5Ω)




Figure 28. Load Transient (V_{OUT} = 12V, I_{OUT} = 1A to 1mA, V_{IN} = 15V, Slew Rate = 3.7A/µs, R_{OCP} = 10.5Ω)




Figure 29. Line Transient (V_{OUT} = 0.9V, V_{IN} = 2.7V to 12V, I_{OUT} = 0A, Slew rate = 41.5V/ms)




Figure 30. Line Transient (V_{OUT} = 0.9V, V_{IN} = 12V to 2.7V, I_{OUT} = 0A, Slew Rate = 46.5V/ms)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 31. Line Transient (V_{OUT} = 0.9V, V_{IN} = 2.7V to 12V, I_{OUT} = 1A, Slew Rate = 36.5V/ms)




Figure 32. Line Transient (V_{OUT} = 0.9V, V_{IN} = 12V to 2.7V, I_{OUT} = 1A, Slew Rate = 36.5V/ms)




Figure 33. Current Limit Response (V_{IN} = 3.3V, V_{OUT} = 1.8V, I_{OUT} = 0A to 1.5A, R_{OCP} = 0Ω)




Figure 34. Current Limit Response (V_{IN} = 15V, V_{OUT} = 12, I_{OUT} = 0A to 1.5A, R_{OCP} = 0Ω)




Figure 35. Current Limit Response (V_{OUT} = 1.8V, I_{OUT} = 0A to 1.5A, R_{OCP} = 750Ω




Figure 36. Current Limit Response (V_{OUT} = 12, I_{OUT} = 0A to 1.5A, R_{OCP} = 750Ω

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 37. Foldback Current Limit Response (V_{IN} = 20V, V_{OUT} = 1.8V, I_{OUT} = 0A to 1.5A, R_{OCP} = 0Ω)




Figure 38. Foldback Current Limit (I_{OUT} vs V_{IN}-V_{OUT}, V_{OUT} = 0.9V)




Figure 39. OV Warning/UV Recovery (PGFB Rising, I_{OUT} = 0A)




Figure 40. OV Recovery/UV Warning (PGFB Falling, I_{OUT} = 0A)




Figure 41. OCP Current Ratio (I_{OUT}/I_{OCP}Ratio vs I_{OUT}, V_{OUT} = V_{IN} - 0.5V)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 42. Dropout (I_{OUT} = 1A, R_{SET} = 33.2kΩ)




Figure 43. Dropout Variation vs V_{IN} (I_{OUT} = 1A, R_{SET} = 33.2kΩ)




Figure 44. Startup by EN (V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, Fast Start Enabled)




Figure 45. Shutdown by EN (V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, Fast Start Enabled)




Figure 46. Startup by EN (V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, Fast Start Disabled)




Figure 47. Shutdown by EN (V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, Fast Start Disabled)

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 48. VSET Current, V_{OUT} = 0.9V to V_{IN}-V_{DO}




Figure 49. VSET Current, V_{OUT} = 0.5V




Figure 50. Line Regulation, $\Delta V_{OS}/\Delta V_{IN}$




Figure 51. Line Regulation, $\Delta I_{SET}/\Delta V_{IN}$




Figure 52. Load Regulation, ΔV_{OUT}




Figure 53. Load Regulation, ΔV_{OUT}, V_{OUT} = 0.5V

V_{IN} = 5V, V_{OUT} = 3.3V, I_{OUT} = 1A, C_{SET} = 4.7µF, C_{OUT} = 2x 15µF Tantalum + 2x 0.1µF Ceramic, T_A = 25°C unless otherwise stated. RMS noise for 10Hz to 100kHz bandwidth. (Cont.)




Figure 54. Output Offset Voltage, No Load




Figure 55. Output Offset Voltage, Max I_{OUT}




Figure 56. Output Offset Voltage, 0.5V, No Load




Figure 57. Output Offset Voltage 0.5V




Figure 58. Bode Plot (I_{OUT} = 30mA, C_{OUT} = 1× 33µF Tantalum + 2× 0.1µF Ceramic)




Figure 59. Bode Plot (I_{OUT} = 1A, C_{OUT} = 1×33µF Tantalum + 2× 0.1µF Ceramic)

5. Functional Description

5.1 Overview

The ISL75054SLH is a radiation hardened low dropout linear regulator with ultra-low noise, and high PSRR for use in ADC, RF, and other noise sensitive applications. The linear regulator has an operating supply voltage range of 2.7V to 30V and an output voltage range of 0.5V to V_{IN} - V_{DO}. The ISL75054SLH features excellent noise performance and PSRR for radiation hardened LDOs, with ultra-low RMS noise of 3.9µV_{RMS} from 10Hz to 100kHz and ultra-high PSRR of 103.6dB at 120Hz. Additionally, excellent regulation over line, load, temperature, and radiation is made possible through a precision current source and high performance voltage buffer. Built-in protections includes V_{IN} - V_{OUT} foldback current limiting, externally programmable current limit, and over-temperature protection. Additional features include enable functionality, fast start-up capability, soft-start control, and power-good. The ISL75054SLH is designed to draw a small quiescent current (typically 1.7mA for 2.7V input) and features a small footprint with minimal external components required.

5.2 Precision Current Reference Architecture

A 100µA precision current reference is sourced out of VSET, which is tied to the non-inverting input of a high performance unity gain voltage buffer used as the error amplifier. This current flows through a resistor between VSET and GND, resulting in a voltage generated on VSET equal to the product of the resistance and current. Through this configuration, regardless of programmed output voltage, the error amplifier always operates with unity gain. In a traditional LDO, a resistor divider scales down V_{OUT} to be compared with an internal voltage reference to set the output regulation voltage. This amplifies the regulator noise and degrades frequency response and PSRR. In the precision current reference architecture, this is no longer the case, meaning noise, PSRR, and frequency response are no longer dependent on output voltage as in traditional voltage reference LDOs where the inverting input to the error amplifier is a resistor divided version of V_{OUT}. The rail-to-rail error amplifier and current reference allow for a wide output voltage range from 0.5V to V_{IN}-V_{DO}.

5.3 Power-Good and Fast Start-Up

The PG pin is an open-drain output that asserts when PGFB is within a specified voltage range. VOUT is scaled down and sensed through a resistor divider from VOUT to PGFB. PG goes low when the voltage on PGFB falls below a typical value of 576mV or rises above a typical value of 725mV, providing both overvoltage and undervoltage monitoring. Refer to the Electrical Specifications table for PGFB rising and falling threshold specifications.

PGFB is also used to enable fast start-up operation. When voltage on PGFB is less than 605mV, fast start-up is enabled. While in fast start-up mode, a 2mA current source is connected to the VSET pin, in addition to the 100µA current source. The higher current source increases the charge rate of the external capacitor on VSET, decreasing start-up time.

PG and fast startup are independent functions. For output voltages below 0.7V, fast start-up is not possible and power-good functionality is always disabled.

5.4 Low Noise, High PSRR Performance

Output noise is the measure of intrinsic noise that the linear regulator generates internally. Typical sources of noise in linear regulators include the voltage reference, error amplifier, and the feedback resistor divider network used for output voltage sensing. The ISL75054SLH achieves excellent noise performance by eliminating the voltage reference and feedback resistor network. These circuits are replaced with a 100µA precision current reference and resistor tied from VSET to GND to set the output voltage. Output voltage is sensed directly from VOUT by the VOUTS pin, which is tied to the error amplifier inverting input. Total noise is therefore a product of the current source noise, R_{SET}, and error amplifier.

PSRR is the measure of how much attenuation a linear regulator provides to extrinsic noise from supply input to output. Two circuits are responsible for total PSRR on the ISL75054SLH; the error amplifier and the precision

current source. The precision current source uses a capacitor across the resistor from VSET to GND to provide a low impedance and reject variations in the reference voltage due to input variation. Larger C_{SET} values improve PSRR and transient performance at the cost of increased start-up time. The error amplifier provides maximum PSRR by operating in unity gain configuration rather than using some of the gain with a feedback resistor divider. Additional PCB layout techniques are used to prevent magnetic fields from AC currents coupling through from the input to the output. Refer to Layout Guidelines for more details.

6. Applications Information

6.1 Input Capacitance and Stability

The ISL75054SLH requires a minimum of 30µF capacitance on VIN for stability and to prevent input supply droop. Additionally, ESR should be kept below 200mΩ to reduce input supply droop during transients.

6.2 Output Capacitance and Stability

To ensure stable operation, select a suitable output capacitance and equivalent series resistance (ESR) combination. Renesas recommends using an output capacitance of 30µF or greater and ESR in the range of 20mΩ to 50mΩ to maintain greater than 60° of phase margin across load. A single 33µF Tantalum capacitor is suitable. Typically, low ESR, ceramic capacitors alone, are not sufficient to compensate the LDO. If the ESR is too low, a resistor can be added between the output and ceramic output capacitor to intentionally increase the ESR. When selecting this resistor size, ensure that it can handle the AC currents expected on the output. Ceramic capacitors of 0.1µF or lower can be placed near the point of load for high frequency filtering and should not be considered in the above recommendation for total output capacitance and ESR. Figure 60 shows the stable operating region across load current, capacitance, and ESR at 25°C. Validate stability through Bode plot and load transient analysis in the end application.




Figure 60. Recommended COUT and ESR Range for >60° Phase Margin

Bode plots in Figure 58 and Figure 59 were generated using a single 33µF Tantalum output capacitor. Use capacitor datasheets or vendor-provided simulation tools to determine the effective ESR near the expected gain crossover frequency. When selecting ceramic output capacitors, consider capacitance derating at the expected output voltage.

6.3 Input UVLO and Enable Threshold

The EN pin enables and disables the ISL75054SLH. Adjustable input UVLO can be implemented through a resistor divider from VIN to EN. When the EN voltage is below the EN Input Threshold, the device is in Shutdown mode. In this mode the output is disabled and the device draws minimal input current. When EN voltage is above

the typical EN Input Threshold of 1.14V, the device is enabled and the output is active. Use Equation 1 to calculate the UVLO threshold based on the upper enable resistor, R_{EN1}, and lower enable resistor, R_{EN2}.

(EQ. 1) $$V_{EN} = \frac{(EN_{Rising\ Threshold}) \times (R_{EN1} + R_{EN2})}{R_{EN2}}$$

In addition to the EN pin, VIN features a UVLO of 2.7V typical. This restricts device operation to input voltages above 2.7V.

6.4 Output Voltage

Output voltage is set through a 100µA (typical) precision current source flowing out of VSET, which is tied to the error amplifier non-inverting input. A resistor, R_{SET}, connected from VSET to GND generates a voltage reference to the error amplifier as shown in Figure 61.




Figure 61. Functional Block for Output Regulation

The reference voltage on the VSET pin is used to set the output voltage. The voltage generated on this pin is a product of the 100µA precision current source and the R_{SET} value. Use Equation 2 to find the exact R_{SET} value for the required V_{OUT}, where I_{SET} = 100µA.

(EQ. 2) $$R_{SET} = \frac{V_{OUT}}{I_{SET}}$$

A 0.1% or better resistor is recommended for R_{SET}. Overall accuracy is a product of the error amplifier (EA) offset, error in the 100µA current source, and R_{SET} resistor accuracy; therefore, minimizing resistor error is important to ensure highest accuracy performance.

Table 2 shows common output voltages and their corresponding resistor values.

Table 2. R_{SET} Values for Common Output Voltages

VOUT	0.1% Resistor for R_{SET}
0.5V	4.99kΩ
0.9V	9.09kΩ
1V	10.0kΩ
1.2V	12.0kΩ
1.5V	15.0kΩ
2.5V	24.9kΩ
3.3V	33.2kΩ

Table 2. R_{SET} Values for Common Output Voltages (Cont.)

VOUT	0.1% Resistor for R_{SET}
5V	49.9kΩ
12V	120.0kΩ
15V	150.0kΩ
18V	180.0kΩ
24V	240.0kΩ

6.4.1 Output Voltage Set by External Voltage Source

The VSET pin can be driven using an external voltage source, under the condition that the external source is capable of sinking 100µA of current during operation (and 2.1mA if power-good and fast start functionality is required). If a precision voltage source is connected to VSET, errors in VOUT from the reference current and R_{SET} tolerances can be eliminated but are replaced by the errors in the voltage source.

IMPORTANT: VOUT directly follows VEXT, so there is no soft start. If soft start is required, an RC filter between VEXT and VSET is recommended.




Figure 62. Simplified Schematic for Externally Set Output Voltage

6.5 VSET Capacitance: Noise and Soft-Start

A capacitor, C_{SET}, from VSET to GND has the dual function of both reducing output noise and setting the soft-start time. Renesas recommends using a C_{SET} capacitor between 0.47µF and 10µF. A larger C_{SET} capacitor results in lower noise. However, because of the RC time constant from the C_{SET} capacitor and the R_{SET} resistor, a larger C_{SET} results in a longer start-up time. Refer to Figure 8 through Figure 22 in the Typical Performance Curves to view the measured impact of C_{SET} on PSRR and Output Noise.

Soft start is addressed through fast start-up circuitry that increases the current on the VSET by activating a 2mA current source in addition to the 100µA current source until the voltage on PGFB is >605mV. Renesas recommends selecting the PGFB divider so that the PG UV Rising Threshold is reached when VOUT reaches 90% of the nominal output voltage. After the 2mA current source is disabled, the 100µA current reference sets the final output voltage regulation point on VSET.

When fast start-up circuitry is active, the start-up time can be approximated by a linear relationship between I_{SET} and C_{SET}. The start-up time for VOUT rising to the target output voltage set by the PGFB divider can be estimated by Equation 3:

(EQ. 3) $$t_{fast-start} = \frac{C_{SET}}{I_{SET}} \times \text{PG UV Rising} \times \frac{R_{PGFB1} + R_{PGFB2}}{R_{PGFB2}}$$

Refer to Power-Good and Fast Start-Up for more information.

When fast start is disabled, start-up time is dependent on the time constant formed by R_{SET} and C_{SET}. Time to start-up to 90% of the target output voltage can be estimated by Equation 4 when Fast Start is disabled.

(EQ. 4) $$t_{startup} = R_{SET} \times C_{SET} \times (\ln[R_{SET} \times I_{SET}] - \ln[R_{SET} \times I_{SET} - (0.9 \times R_{SET} \times I_{SET})])$$

Ceramic capacitors can exhibit leakage current due to dielectric absorption. In X7R dielectric capacitors, this leakage current can affect startup timing, especially at capacitance values of 1µF or higher. Therefore, Equation 4 should be used as a reference, and start-up time should be verified in the system hardware. Designers should also account for DC voltage bias and temperature effects when derating ceramic capacitors.

6.6 Power-Good, PGFB, and Fast Start

Power-good and fast start-up functionality are configured through a resistor divider between VOUT, PGFB, and GND. Renesas recommends selecting the PGFB divider for a voltage of 665mV, or approximately halfway between the UV and OV thresholds. However, because there is a range for which the PG circuitry considers good, the output voltage where PG is asserted can be adjusted depending on the resistor values chosen. See the Electrical Specifications table for more information on PGFB thresholds.

The PG pin is an open-drain output and requires a pull-up resistor to VIN. Renesas recommends selecting the pull-up resistor so that 1mA current (nominally) flows into PG when the part is in operation and PG is held low. Larger resistor values result in increased SEE sensitivity. Additionally, Renesas recommends placing a 680pF cap between PGFB and VOUT and a 220pF cap from PG to GND for further SEE mitigation.

Internally, PGFB is connected to a pair of comparators to allow for both overvoltage (OV) and undervoltage (UV) detection to be indicated on PG. The voltage on PGFB is referenced against 576mV for the UV comparator and 725mV for the OV comparator.

Additionally, the outputs of both of the UV and OV comparators are connected to an OR gate which drives the gate of the PG pin NMOS pull-down device. When the voltage on the PGFB pin is between 576mV and 725mV, the OR gate outputs a logic LOW signal, forcing the PG pin to be pulled HIGH through the external pull-up resistor. When the voltage on the PGFB pin is either above 725mV or below 576mV, the OR gate outputs a logic HIGH signal. The logic HIGH signal turns on the FET, pulling the PG pin low and indicating a UV or OV condition.

PGFB can also control fast start-up. When the voltage on PGFB is below 605mV, the comparator outputs a logic HIGH signal, enabling the fast start current source. When the voltage on PGFB is above 605mV, the comparator outputs a logic LOW signal, disabling the fast start current source. A switch connects a 2mA current source to the VSET pin, allowing the output voltage to quickly rise when the voltage on PGFB is below 605mV. This is useful for applications where a large VSET capacitor (C_{SET}) is required. Startup time is significantly reduced because the VSET capacitor is being charged with a 2mA current in addition to the 100µA current until the LDO output reaches the threshold set by the PGFB resistor divider, which is recommended to be 90% of the target VOUT.

If power-good and fast start-up are not used, tie the PGFB pin directly to VIN and float PG, as shown in Figure 63.




Figure 63. Simplified Schematic for PG and Fast Start-up Disabled

6.7 Overcurrent Protection

The ISL75054SLH features both externally programmable and internally set overcurrent protection that can be configured through the OCP pin. The external overcurrent limit is resistor programmable through a resistor, R_{OCP}, connected from OCP to GND. When the external current limit is not used, connect the OCP pin to GND. In this configuration, the internal current limit of 1.4A (typical) is active. Both internal and external OCP use a brick-wall current limit.

The current limit has a 150A×Ω scaling factor, so the value for R_{OCP} can be calculated based on the required current limit using Equation 5.

(EQ. 5) $$R_{OCP} = \frac{150A \times \Omega}{I_{OUT(Limit)}}$$

For example, with an R_{OCP} of 150Ω, the maximum output current is limited to 1A (typical). With an R_{OCP} of 750Ω, the maximum output current is limited to 200mA (typical).

Additionally, the ISL75054SLH features internal V_{IN}-V_{OUT} foldback current limiting. When V_{IN}-V_{OUT} is less than 7V, foldback current limiting is not active. As V_{IN}-V_{OUT} increases, the foldback current limit decreases. Refer to Figure 37 in the Typical Performance Curves section. The current limit for the ISL75054SLH is the lowest of the three current limits: programmed current limit, internal current limit, or foldback current limit.

Output current monitoring can also be implemented using the OCP pin. The OCP pin sources a current, I_{OCP}, that is approximately 1/530 of the output current. The relationship between output current, I_{OUT}, and I_{OCP} is shown in Equation 6.

(EQ. 6) $$I_{OCP} = \frac{I_{OUT}}{530}$$

Figure 41 in the Typical Application Curves shows the relationship between output current and the ratio between I_{OUT}/I_{OCP}.

6.7.1 Overcurrent Protection in Dropout Operation

When the ISL75054SLH operates in dropout, the input voltage to output voltage differential narrows the headroom for the internal VSET current reference generator by design. The 100µA reference current decreases, and as a result, the output voltage drops. See Figure 43 for dropout voltage versus V_{IN} data.

The same loss of headroom also affects the overcurrent protection reference generator circuit. Operation in dropout causes both the internal and resistor-programmable overcurrent reference thresholds to increase beyond the 300mV typical value. The effective internal current limit increases from 1.4A (typical) to as much as 5A. The effective resistor-programmable current limit can reach values up to 5x the target set point. When the elevated

overcurrent threshold is reached, overcurrent response causes the output voltage to collapse. This increases the VIN-to-VOUT differential and brings the part out of dropout, at which point the output current limit returns to the target set point.

Operating in dropout is outside the recommended operating conditions of the ISL75054SLH because VOUT regulation cannot be maintained. Although not recommended, applications that expect to operate in dropout must account for the increased current limit.

6.8 Over-Temperature Protection

The ISL75054SLH features integrated thermal protection. When the internal temperature reaches 165°C (typical), the LDO output is disabled. After the internal temperature falls below 145°C (typical), the device resumes normal operation.

To determine the expected temperature rise of the device, first calculate power dissipation using Equation 7.

(EQ. 7) $$P_{DISS} = (VIN - VOUT) \times IOUT$$

Using the power dissipation, maximum expected ambient temperature, and maximum junction temperature calculate the required thermal impedance to meet the worst case operating conditions.

(EQ. 8) $$\theta_{JAmax} = \frac{(T_{Jmax} - T_{Amax})}{P_{DISS}}$$

To avoid thermal shutdown, ensure the specified θ_{JA} is less than the calculated θ_{JAmax}. The θ_{JA} value used must take into account copper area, airflow, and use of heatsinks in a given system.

7. PCB Layout

7.1 Layout Guidelines

PCB layout is critical for optimizing low noise, high PSRR LDO performance. See Figure 64 and Figure 65 for a recommended layout.

To maximize PSRR, careful consideration should be used on the placement of the input caps and routing of the VIN plane to avoid coupling signals from the input to the output. AC voltages on the input create AC currents (and magnetic fields) with the low impedance provided by the input capacitors. These magnetic fields impress themselves on other nearby loops the way two windings of a transformer transfer signals to each other. Magnetic coupling requires a consideration of distance, shielding, and loop orientation when designing a board. In the following layout example, the input plane (top layer) is routed directly above the return GND plane (layer 2). By routing these traces directly overlapping, EMF generated by AC voltages flows in opposite directions and is minimized. The GND return from the input caps should not tie directly to the larger GND plane at the device, but instead tie to the GND plane at the input supply GND terminal.

VOUTS and the connection to the upper resistor of the PGFB divider should be Kelvin connected to the required regulation point at the point of load.

Avoid routing sensitive signals such as VOUTS and VSET near noise generating sources to prevent unwanted noise coupling to the output of the LDO.

Tie the exposed thermal pad to a large GND plane to maximize dissipation of heat generated by the IC.




Figure 64. Recommended Layout: Top Layer




Figure 65. Recommended Layout: Layer 2

8. Die and Assembly Characteristics

Manufactured on a 150nm BCD SOI process.

Table 3. Die and Assembly Characteristics

Die Information	
Dimensions	2413µm × 3302µm (95 mils × 130 mils) Thickness: 483µm ±25µm (19 mils ±1 mil)
Interface Materials	
Glassivation	Type: 17kÅ planarized HDP and TEOS under 1.5kÅ Oxide under 6kÅ Nitride
Top Metallization	Type: Al, 0.5%Cu
Backside Finish	Silicon
Process	0.15µm BCD
Assembly Information	
Substrate Potential	GND
Additional Information	
Worst Case Current Density	$1.6 \times 10^5 A/cm^2$
Transistor Count	22475
Weight of Packaged Device	0.41 grams (Flatpack) 0.054 grams (HTSSOP)
Metal Lid Characteristics (Flatpack Package only)	Finish: Gold Potential: GND, also tied to package external bottom metal
Bottom Metal (EPAD) Characteristics (Flatpack Package only)	Finish: Gold Potential: GND, also tied to the lid.
Bottom Metal (EPAD) Characteristics (Plastic Package only)	Finish: Ni/Pd/Au-Ag Potential: Electrically isolated, connect to PCB GND.

8.1 Metalization Mask Layout




Table 4. Die Layout X-Y Coordinates

Pad Name	Pad Number	Pad Size X	Pad Size Y	X-Coordinate (um)	Y-Coordinate (um)
VOUT	1	117	117	2132.79	3046.5
VIN	2	117	117	162.91	3046.69
VIN	3	117	117	162.91	2789.73
VIN	4	117	117	162.91	2532.77
VIN	5	117	117	162.91	2275.81
VIN	6	117	117	162.91	2018.85
VIN	7	117	117	162.91	1761.89
EN	8	117	117	138.5	1301.315
PG	11	117	117	138.5	785.515
OCP	12	117	117	138.5	460.835
GND	13	117	117	138.5	191.5
PGFB	18	117	117	2160.5	376.925
VSET	19	117	117	2160.5	739.67
VOUTS	20	117	117	2160.5	1143.445
VOUT	21	117	117	2132.79	1776.99
VOUT	22	117	117	2132.79	2030.89
VOUT	23	117	117	2132.79	2284.79
VOUT	24	117	117	2132.79	2538.69
VOUT	25	117	117	2132.79	2792.59

9. Package Outline Drawing

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

10. Ordering Information

Part Number	Part Marking	Radiation Hardness (Total Ionizing Dose)	Package Description (RoHS Compliant)	Package Drawing	MSL Rating[1]	Carrier Type	Temp Range
ISL75054SLHMF[2]	ISL75054 SLHMF	LDR to 75krad(Si)	10 Ld CDFP	K10.B	N/A	Tray	-55 to +125°C
ISL75054SLHF/PROTO[2][3]	ISL75054 SLHF /PROTO	N/A	10 Ld CDFP	K10.B	N/A	Tray	-55 to +125°C
ISL75054SLHMX[4]	-	LDR to 75krad(Si)	Die	N/A	N/A	N/A	-55 to +125°C
ISL75054SLHX/SAMPLE[4][3]	-	N/A	Die	N/A	N/A	N/A	-55 to +125°C
ISL75054SLHMVZ[5][6]	75054 SLH	LDR to 75krad(Si)	16 Ld HTSSOP	M16.173C	1	Tray	-55 to +125°C
ISL75054SLHEVAL1Z[7]	Evaluation Board for CDFP package						
ISL75054SLHDEMO1Z[7]	Demonstration Board for CDFP package						

1. For more information about MSL, see TB363.
2. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
3. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in this datasheet. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in this datasheet. The /SAMPLE parts do not receive 100% screening across temperature to the electrical limits. These part types do not come with a Certificate of Conformance.
4. Die product tested at T_A = + 70°C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in the Electrical Specifications.
5. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate-e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
6. For the Pb-Free Reflow Profile, see TB493.
7. Evaluation board uses the /PROTO parts and /PROTO parts are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity.

11. Revision History

Rev.	Date	Description
1.03	Nov 5, 2026	Added Overcurrent Protection in Dropout Operation section.
1.02	Aug 12, 2026	▪ Added ISL75054SLHMVZ information throughout datasheet. ▪ Updated PG SEE Capacitor value throughout from 150pF to 220pF. ▪ Updated PGFB SEE Capacitor value throughout from 470pF to 680pF. ▪ Updated VSET Capacitance: Noise and Soft-Start section.
1.01	Feb 5, 2026	▪ Updated the test conditions for the Start-Up Time specs. ▪ Updated the Foldback Current Limit figure. ▪ Added over-temperature curves. ▪ Updated Bode Plot curves. ▪ Corrected Equation 4. ▪ Updated the Output Capacitance and Stability section.
1.00	Jul 24, 2025	Initial Release

A. ECAD Design Information

This information supports the development of the PCB ECAD model for this device. It is intended to be used by PCB designers.

A.1 Part Number Indexing

Orderable Part Number	Number of Pins	Package Type	Package Code/POD Number
ISL75054SLHMVZ	16	HTSSOP	M16.173C/HV0016AB
ISL75054SLHMF	10	CDFP	K10.B

A.2 Symbol Pin Information

A.2.1 16-HTSSOP

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	VIN	Power	-
2	VIN	Power	-
3	VIN	Power	-
4	VIN	Power	-
5	EN	Input	-
6	PG	Output	-
7	OCP	Input	-
8	GND	Power	-
9	PGFB	Input	-
10	VSET	Output	-
11	VOUTS	Input	-
12	VOUT	Output	-
13	VOUT	Output	-
14	VOUT	Output	-
15	VOUT	Output	-
16	VOUT	Output	-
EPAD17	GND	Power	-

A.2.2 10-CDFP

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	VIN	Power	-
2	VIN	Power	-
3	EN	Input	-
4	PG	Output	-
5	OCP	Input	-
6	PGFB	Input	-
7	VSET	Output	-
8	VOUTS	Input	-
9	VOUT	Output	-
10	VOUT	Output	-
EPAD11	GND	Power	-
LID	GND	Power	-



A.3 Symbol Parameters


Orderable Part Number	Qualification	Radiation Qualification	LDR	Mounting Type	RoHS	Number of Outputs	Min Operating Temperature	Max Operating Temperature	Min Input Voltage	Max Input Voltage	Output Current
ISL75054SLHMVZ	Space	QML Class P Equiv.	75 krad(Si)	SMD	Compliant	1	-55 °C	125 °C	2.7 V	30 V	1 A
ISL75054SLHMF	Space	QML Class V Equiv.	75 krad(Si)	SMD	Compliant	1	-55 °C	125 °C	2.7 V	30 V	1 A

A.4 Footprint Design Information

A.4.1 16-HTSSOP

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOP	M16.173C/HV0016AB	16

Description	Dimension	Value (mm)	Diagram
Minimum body span (pin1 side)	Dmin	4.9	 Bottom View
Maximum body span (pin1 side)	Dmax	5.1	
Minimum body span	Emin	4.3	
Maximum body span	Emax	4.5	
Minimum Lead Width	Bmin	0.19	
Maximum Lead Width	Bmax	0.3	
Total number of pin positions (including absent pins)	PinCount	16	
Distance between the center of any two adjacent pins	Pitch	0.65	
Minimum thermal pad size (pin1 side)	D2min	3.5	
Maximum thermal pad size (pin1 side)	D2max	3.7	
Minimum thermal pad size	E2min	2.9	
Maximum thermal pad size	E2max	3.1	
Minimum lead span	Hmin	6.3	 Side View
Maximum lead span	Hmax	6.5	
Minimum Lead Length	Lmin	0.45	
Maximum Lead Length	Lmax	0.75	
Maximum Height	Amax	1.2	
Minimum Standoff Height	A1min	0.05	
Minimum Lead Thickness	cmin	0.09	
Maximum Lead Thickness	cmax	0.20	


Recommended Land Pattern			
Description	**Dimension**	**Value (mm)**	**Diagram**
Distance between left pad toe to right pad toe.	Z	7.0	 PCB Top View
Distance between left pad heel to right pad heel.	G	4.6	
Row spacing. Distance between pad centers	C	5.8	
Pad Width	X	0.33	
Pad Length	Y	1.20	

A.4.2 10-CDFP


Follow the POD drawing for footprint generation of 10 Ld Ceramic Metal Seal Flatpack Package.

Package Outline Drawing


K10.B
CF0010AA
10 Lead Ceramic Metal Seal Flatpack 6.475x6.45x2.92 mm Body, 1.27 mm Pitch
Rev02, Apr 9, 2025




Top View



Side View



Bottom View



Section A-A


Notes:

1. Index area: A notch or a pin one identification mark is located adjacent to pin one and is located within the shaded area shown. The maufacturer's identification is not to be used as a pin one indentification mark.
2. The maximum limits of lead dimensions (section A-A) are measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Measure dimension at all four corners.
4. For bottom-brazed lead packages, no organic or polymeric materials are molded to the bottom of the package to cover the leads.
5. Dimension is measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension minimum is reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
6. The bottom of the package is a solderable metal surface.
7. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
8. Dimensions: INCH (mm), Controlling dimension: INCH.


© Renesas Electronics Corporation

Package Outline Drawing


M16.173C
HV0016AB
16-HTSSOP 5.0 x 4.4 x 1.2 mm Body, 0.65 mm Pitch Epad 3.6 X 3.0 mm
Rev01, Date Created: Apr 2, 2025




Top View




End View




Bottom View



Side View



Detail "A"



Typical Recommended Land Pattern

Notes:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ±0.05 mm for the non-toleranced dimensions.
4. Foot length is measured at gauge plane 0.25 mm above seating plane.

© Renesas Electronics Corporation

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2026 Renesas Electronics Corporation. All rights reserved.