

1.8V Standard Cell for TSMC 28nm HPC+

Overview

The Renesas 1.8V Standard Cell is useful library for low leak macro of TSMC 28nm HPC+ process. It's suitable for low-speed and low leak macro development.

Key Features

- 1.8VTr-cell is Low Leak very smaller than Core-Cells (5.6pA @2NAND)
- Gate Delay: 20ps@2NAND@Slow Condition
- Technology is TSMC 28nm HPC+.
- Electrical characteristic

Parameter	Min	Тур	Мах	Unit
Operating Voltage(VCC)	1.65	1.8	1.95	V
Junction Temperature	-40	25	125	°C

Cell Lineup

Turne	Sub Tures		Drive	
Туре	Sub-Type	Cell	X1	X2
Combinational	Simple Logic	BUF	\checkmark	\checkmark
		INV	\checkmark	\checkmark
		2-NAND	\checkmark	
		3-NAND	\checkmark	
		4-NAND	\checkmark	
		2-NOR	\checkmark	
		3-NOR	\checkmark	
		4-NOR	\checkmark	
	Complex Logic	2to1 MUX	\checkmark	
		2-XNOR	\checkmark	
		2-XOR	\checkmark	
Storage	Flip-Flop	D-F/F(with ResetBar)	\checkmark	
		D-F/F(with ResetBar/SetBar)	\checkmark	

*This IP is contract design IP. Please contact for detail.