

HS-1840ARH, HS-1840AEH, HS-1840BRH, HS-1840BEH

Rad-Hard 16 Channel BiCMOS Analog Multiplexer with High-Z Analog Input Protection

The HS-1840ARH, HS-1840AEH, HS-1840BRH and HS-1840BEH are radiation hardened, monolithic 16 channel multiplexers constructed with the Rad-Hard Silicon Gate. bonded wafer, Dielectric Isolation process. They are designed to provide a high input impedance to the analog source if device power fails (open), or the analog signal voltage inadvertently exceeds the supply by up to $\pm 35V$, regardless of whether the device is powered on or off. Excellent for use in redundant applications, since the secondary device can be operated in a standby unpowered mode affording no additional power drain. More significantly, a very high impedance exists between the active and inactive devices preventing any interaction. One of sixteen channel selections is controlled by a 4-bit binary address plus an Enable-Inhibit input which conveniently controls the ON/OFF operation of several multiplexers in a system. All inputs have electrostatic discharge protection. The HS-1840ARH, HS-1840AEH, HS-1840BRH and HS-1840BEH are processed and screened in full compliance with MIL-PRF-38535 and QML standards. The devices are available in a 28 Ld SBDIP and a 28 Ld Ceramic Flatpack.

Features


- Electrically screened to SMD # 5962-95630
- · QML qualified per MIL-PRF-38535 requirements
- Pin-to-pin for HS-1840RH and HS-1840/883S
- · Improved radiation performance
 - Gamma dose (γ) 3x10⁵RAD(Si)
- Improved rDS(ON) Linearity
- Improved access time 1.5µs (Max) over temp and post rad
- High analog input impedance 500M Ω during power loss (open)
- ±35V input overvoltage protection (power on or off)
- · Dielectrically isolated device islands
- · Excellent in Hi-Rel redundant systems
- · Break-before-make switching
- · No latch-up

Pin Configuration

HS1-1840ARH, HS1-1840AEH, HS1-1840BRH, HS1-1840BEH (28 LD SBDIP) CDIP2-T28

TOP VIEW

+V_S 1 OUT 28 NC 2 27 -V_S 26 IN 8 NC 3 25 IN 7 **IN 16** 24 IN 6 IN 15 5 23 IN 5 IN 14 **IN 13** 22 IN 4 21 IN 3 IN 12 8 20 IN 2 IN 11 19 IN 1 IN 10 10 18 ENABLE IN 9 17 ADDR A0 GND 12 (+5V_S) V_{REF} 13 16 ADDR A1 ADDR A3 14 15 ADDR A2 HS9-1840ARH, HS9-1840AEH, HS9-1840BEH (28 LD FLATPACK) CDFP3-F28 TOP VIEW



Ordering Information

SMD ORDERING NUMBER (Notes 1, 2)	PART NUMBER	PART MARKING NO.	PACKAGE (RoHS Compliant)	TEMP. RANGE (°C)
5962F9563002QXC	HS1-1840ARH-8	Q 5962F95 63002QXC	28 Ld SBDIP	-55 to +125
5962F9563002QYC	HS9-1840ARH-8	Q 5962F95 63002QYC	28 Ld Flatpack	-55 to +125
5962F9563002VXC	HS1-1840ARH-Q	Q 5962F95 63002VXC	28 Ld SBDIP	-55 to +125
5962F9563002VYC	HS9-1840ARH-Q	Q 5962F95 63002VYC	28 Ld Flatpack	-55 to +125
-	HS0-1840ARH/SAMPLE (Notes 4, 5)	Die	-	-55 to +125
-	HS1-1840ARH/PROTO (Note 5)	HS1- 1840ARH /PROTO	28 Ld SBDIP	-55 to +125
-	HS9-1840ARH/PROTO (Note 5)	HS9- 1840ARH /PROTO	28 Ld Flatpack	-55 to +125
5962R9563002TXC	HS1-1840ARH-T	Q 5962R95 63002TXC	28 Ld SBDIP	-55 to +125
5962F9563002V9A	HS0-1840ARH-Q (Note 4)	Die	-	-55 to +125
5962F9563004V9A	HS0-1840AEH-Q (Note 4)	Die	-	-55 to +125
5962F9563004VXC	HS1-1840AEH-Q	Q 5962F95 63004VXC	28 Ld SBDIP	-55 to +125
5962F9563004VYC	HS9-1840AEH-Q	Q 5962F95 63004VYC	28 Ld Flatpack	-55 to +125
5962F9563005V9A	HS0-1840BEH-Q (Note 4)	Die	-	-55 to +125
5962F9563005VXC	HS1-1840BEH-Q	Q 5962F95 63005VXC	28 Ld SBDIP	-55 to +125
5962F9563005VYC	HS9-1840BEH-Q	Q 5962F95 63005VYC	28 Ld Flatpack	-55 to +125
5962F9563003QXC	HS1-1840BRH-8	Q 5962F95 63003QXC	28 Ld SBDIP	-55 to +125
5962F9563003QYC	HS9-1840BRH-8	Q 5962F95 63003QYC	28 Ld Flatpack	-55 to +125
5962F9563003VXC	HS1-1840BRH-Q	Q 5962F95 63003VXC	28 Ld SBDIP	-55 to +125
5962F9563003VYC	HS9-1840BRH-Q	Q 5962F95 63003VYC	28 Ld Flatpack	-55 to +125
-	HS1-1840BRH/PROTO (Note 5)	HS1- 1840BRH /PROTO	28 Ld SBDIP	-55 to +125
-	HS9-1840BRH/PROTO (Note 5)	HS9- 1840BRH /PROTO	28 Ld Flatpack	-55 to +125
5962F9563003V9A	HS0-1840BRH-Q (Note 4)	Die	-	-55 to +125
-	HS0-1840BRH/SAMPLE (Notes 4, 5)	Die	-	-55 to +125
5962F9563002VZC	HS9G-1840ARH-Q (Note 3)	Q 5962F95 63002VZC	28 Ld Flatpack	-55 to +125
-	HS9G-1840ARH/PROTO (Notes 3, 5)	HS9G-1840ARH/PROTO	28 Ld Flatpack	-55 to +125

NOTES:

- 1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.
- 2. These Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- 3. The lid of these packages are connected to the ground pin of the device.
- 4. Die product tested at TA = + 25 °C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in SMD.
- 5. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.



Functional Diagram






TABLE 1. TRUTH TABLE

АЗ	A2	A1	AO	EN	"ON" CHANNEL
Х	х	х	х	Н	None
L	L	L	L	L	1
L	L	L	н	L	2
L	L	Н	L	L	3
L	L	Н	Н	L	4
L	Н	L	L	L	5
L	Н	L	Н	L	6
L	Н	Н	L	L	7
L	н	Н	н	L	8
Н	L	L	L	L	9
Н	L	L	Н	L	10
Н	L	Н	L	L	11
Н	L	Н	Н	L	12
Н	Н	L	L	L	13
Н	Н	L	Н	L	14
Н	Н	Н	L	L	15
Н	Н	Н	Н	L	16

Burn-In/Life Test Circuits





NOTE:

 V_S + = +15.5V ±0.5V, V_S - = -15.5V ±0.5V. R = 1k Ω ±5%.

 $C_1 = C_2 = 0.01 \mu F \pm 10\%$, 1 EACH PER SOCKET, MINIMUM. $D_1 = D_2 = 1N4002$, 1 EACH PER BOARD, MINIMUM. INPUT SIGNALS:

SQUARE WAVE, 50% DUTY CYCLE, 0V TO 15V PEAK ±10%. F1 = 100kHz; F2 = F1/2; F3 = F1/4; F4 = F1/8; F5 = F1/16.

FIGURE 1. DYNAMIC BURN-IN AND LIFE TEST CIRCUIT

NOTES:


- 1. The above test circuits are utilized for all package types.
- 2. The Dynamic Test Circuit is utilized for all life testing.

NOTE: R = $1 \text{k}\Omega \pm 5\%$, 1/4 W. C₁ = C₂ = $0.01 \mu \text{F}$ MINIMUM, 1 EACH PER SOCKET, MINIMUM. V_S+ = $15.5 \text{V} \pm 0.5 \text{V}$, V_S- = $-15.5 \text{V} \pm 0.5 \text{V}$, V_R = $15.5 \pm 0.5 \text{V}$

FIGURE 2. .STATIC BURN-IN TEST CIRCUIT

Irradiation Circuit

HS-1840ARH, HS-1840AEH, HS-1840BRH, HS-1840BEH



NOTE:

3. All irradiation testing is performed in the 28 lead CERDIP package.



Die Characteristics

DIE DIMENSIONS:

(2820 μ mx4080 μ m x 483 μ m \pm 25.4 μ m) 111 milsx161 milsx19 mils \pm 1 mil

INTERFACE MATERIALS:

Glassivation:

Type: PSG (Phosphorus Silicon Glass)

Thickness: 8.0kÅ ±1kÅ

Top Metallization:

Type: AlSiCu

Thickness: 16.0kÅ ±2kÅ

Backside Finish:

Silicon

Metallization Mask Layout

HS-1840ARH, HS-1840BRH

ASSEMBLY RELATED INFORMATION:

Substrate Potential:

Unbiased (DI)

ADDITIONAL INFORMATION:

Worst Case Current Density:


Modified SEM

Transistor Count:

407

Process:


Radiation Hardened Silicon Gate, DI Wafer, Dielectric Isolation



Revision History

REVISION	DATE	DESCRIPTION
6.01	Aug 21, 2025	Fixed hyperlinks. Updated the Functional Diagram on page 3. Updated ordering information table. Added Revision History section.

Ceramic Dual-In-Line Metal Seal Packages (SBDIP)



NOTES:


- Index area: A notch or a pin one identification mark shall be located ed adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. Dimension Q shall be measured from the seating plane to the base plane.
- 6. Measure dimension S1 at all four corners.
- 7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
- 8. N is the maximum number of terminal positions.
- 9. Braze fillets shall be concave.
- 10. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 11. Controlling dimension: INCH.

D28.6 MIL-STD-1835 CDIP2-T28 (D-10, CONFIGURATION C) 28 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.232	-	5.92	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.490	-	37.85	-
Е	0.500	0.610	12.70	15.49	-
е	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105 ^o	90°	105 ^o	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ссс	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2
N	28		28		8

Rev. 0 5/18/94

Ceramic Metal Seal Flatpack Packages (Flatpack)



NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

K28.A MIL-STD-1835 CDFP3-F28 (F-11A, CONFIGURATION B) 28 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

	INC	HES	MILLII	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.045	0.115	1.14	2.92	-	
b	0.015	0.022	0.38	0.56	-	
b1	0.015	0.019	0.38	0.48	-	
С	0.004	0.009	0.10	0.23	-	
c1	0.004	0.006	0.10	0.15	-	
D	-	0.740	-	18.80	3	
E	0.460	0.520	11.68	13.21	-	
E1	-	0.550	-	13.97	3	
E2	0.180	-	4.57	-	-	
E3	0.030	-	0.76	-	7	
е	0.050 BSC		1.27 BSC		-	
k	0.008	0.015	0.20	0.38	2	
L	0.250	0.370	6.35	9.40	-	
Q	0.026	0.045	0.66	1.14	8	
S1	0.00	-	0.00	-	6	
М	-	0.0015	-	0.04	-	
N	28		28		-	

Rev. 0 5/18/94



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.