# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **HA16163T**

# Synchronous Phase Shift Full-Bridge Control IC

REJ03F0001-0600 Rev.6.00 Jul 01, 2008


#### **Features**

- High frequency operation; oscillator frequency = 2 MHz max.
- Full-bridge phase-shift switching circuit with adjustable delay times
- Integrated secondary synchronous rectification control with adjustable delay times
- Three-level over current protection; pulse by pulse, timer Latch, one shot OCP
- Package: TSSOP-20


# **Application**

- 48 V input isolated DC/DC converter
- Primary; Full-bridge circuit topology
- Secondary; current doubler or center-tapped rectification

### **Illustrative Circuit**




# **Pin Arrangement**



## **Pin Functions**

| Pin No. | Pin Name | Pin Function   |
|---------|----------|--|
| 1       | SYNC     | Synchronization I/O for the oscillator                               |
| 2       | RAMP     | Current sense signal input for the full-bridge control loop          |
| 3       | CS       | Current sense signal input for OCP                                   |
| 4       | COMP     | Error amplifier output   |
| 5       | REMOTE   | Remote on/off control  |
| 6       | FB       | Voltage feedback input   |
| 7       | SS       | Timing capacitor for both soft start and timer latch                 |
| 8       | DELAY-1  | Delay time adjustor for the full-bridge control signal (OUT-A and B) |
| 9       | DELAY-2  | Delay time adjustor for the full-bridge control signal (OUT-C and D) |
| 10      | DELAY-3  | Delay time adjustor for the secondary control signal (OUT-E and F)   |
| 11      | VREF     | 5 V/20 mA Output   |
| 12      | VCC      | IC power supply input  |
| 13      | OUT-F    | Secondary control signal   |
| 14      | OUT-E    | Secondary control signal   |
| 15      | OUT-D    | Full-bridge control signal   |
| 16      | OUT-C    | Full-bridge control signal   |
| 17      | OUT-B    | Full-bridge control signal   |
| 18      | OUT-A    | Full-bridge control signal   |
| 19      | GND      | Ground level for the IC  |
| 20      | RT       | Timing resistor for the oscillator                                   |

# **Block Diagram**



# **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C)$ 

| Item                           | Symbol     | Rating              | Unit | Note |
|--------------------------------|------------|---------------------|------|------|
| Power supply voltage           | Vcc        | 20                  | V    | 1    |
| Peak output current            | lpk-out    | ±50                 | mA   | 2, 3 |
| DC output current              | Idc-out    | ±5                  | mA   | 3    |
| VREF output current            | Iref-out   | -20                 | mA   | 3    |
| COMP sink current              | Isink-comp | 2                   | mA   | 3    |
| DELAY set current              | Iset-delay | 0.3                 | mA   | 3    |
| RT set current                 | Iset-rt    | 0.3                 | mA   | 3    |
| VREF terminal voltage          | Vter-ref   | -0.3 to 6           | V    | 1, 4 |
| Terminal group 1 voltage       | Vter-1     | -0.3 to (Vref +0.3) | V    | 1, 5 |
| Operating junction temperature | Tj-opr     | -40 to +125         | °C   | 6    |
| Storage temperature            | Tstg       | -55 to +150         | °C   |      |

Notes: 1. Rated voltages are with reference to the GND pin.

- 2. Shows the transient current when driving a capacitive load.
- 3. For rated currents, inflow to the IC is indicated by (+), and outflow by (-).
- 4. VREF pin voltage must not exceed VCC pin voltage.
- 5. Terminal group 1 is defined the pins; REMOTE, CS, RAMP, COMP, FB, SS, RT, SYNC, DELAY-1 to 3, OUT-A to F
- 6.  $\theta$ ja 228°C/W Board condition; Glass epoxy 55 mm × 45 mm × 1.6 mm, 10% wiring density.

# **Electrical Characteristics**

 $(Ta = 25^{\circ}C, Vcc = 12 \text{ V}, RT = 33 \text{ k}\Omega, Rdelay = 51 \text{ k}\Omega, unless otherwise specified.})$ 

|            | Item                    | Symbol    | Min   | Тур               | Max   | Unit   | Test Conditions                   |
|------------|-------------------------|-----------|-------|-------------------|-------|--------|-----------------------------------|
| Supply     | Start threshold         | VH        | 9.0   | 9.8               | 10.6  | V      |                                   |
|            | Shutdown threshold      | VL        | 7.3   | 7.9               | 8.5   | V      |                                   |
|            | UVLO hysteresis         | dV∪∨∟     | 1.7   | 1.9               | 2.1   | V      |                                   |
|            | Start-up current        | Is        | _     | 90                | 150   | μА     | Vcc = 8.5V                        |
|            | Operating current       | Icc       | _     | 7                 | 10    | mA     | No load on VREF pin               |
| VREF       | Output voltage          | Vref      | 4.9   | 5.0               | 5.1   | V      |                                   |
|            | Line regulation         | Vref-line | _     | 0                 | 10    | mV     | Vcc = 10V to 16V                  |
|            | Load regulation         | Vref-load | _     | 6                 | 20    | mV     | Iref = -1mA to -20mA              |
|            | Temperature stability   | dVref/dTa | _     | ±80 *1            | _     | ppm/°C | Ta = -40 to 105°C                 |
| Oscillator | Oscillator frequency    | fosc      | _     | 960 *1            | _     | kHz    |                                   |
|            | Switching frequency     | fsw       | 412   | 480               | 547   | kHz    | Measured on OUT-A, -B             |
|            | Line stability          | fsw-line  | -1.5  | 0                 | 1.5   | %      | Vcc = 10V to 16V                  |
|            | Temperature stability   | dfsw/dTa  | _     | ±0.1 *1           | _     | %/°C   | Ta = -40 to 105°C                 |
|            | RT voltage              | VRT       | 2.5   | 2.7               | 2.9   | V      |                                   |
| SYNC       | Input threshold         | VTH-SYNC  | 2.5   | 2.85              | 3.2   | V      |                                   |
|            | Output high             | Voh-sync  | 3.5   | 4.0               | _     | V      | Rsync = $33k\Omega$ to GND        |
|            | Output low              | Vol-sync  | _     | 0.05              | 0.15  | V      | Rsync = $33k\Omega$ to VREF       |
|            | Minimum input pulse     | Ti-MIN    | 50    | _                 | _     | ns     |                                   |
|            | Output pulse width      | To-sync   | _     | 500               | _     | ns     |                                   |
| Remote     | On threshold voltage    | Von       | 1.374 | 1.417             | 1.460 | V      | <b>1</b>                          |
|            | Off threshold voltage   | Voff      | 1.293 | 1.333             | 1.373 | V      |                                   |
|            | Input bias current      | Ігемоте   | 0     | 0.4               | 2     | μΑ     | REMOTE = 2V                       |
| Error      | FB input voltage        | VFB       | 1.225 | 1.250             | 1.275 | V      | FB and COMP are shorted           |
| amplifier  | FB input current        | Iғв       | -1.0  | 0                 | 1.0   | μА     | FB = 1.25V                        |
|            | Open-loop DC gain       | Av        | _     | 80 * <sup>1</sup> | _     | dB     |                                   |
|            | Unity gain bandwidth    | BW        | _     | 2 *1              | _     | MHz    |                                   |
|            | Output source current   | Isource   | -610  | -430              | -350  | μΑ     | FB = 0.75V, COMP = 2V             |
|            | Output sink current     | Isink     | 2.0   | 6.5               | _     | mA     | FB = 1.75V, COMP = 2V             |
|            | Output high voltage     | Vон-ео    | 3.7   | 3.9               | _     | V      | FB = 0.75V, COMP; open            |
|            | Output low voltage      | Vol-eo    | _     | 0.1               | 0.4   | V      | FB = 1.75V, COMP; open            |
|            | Output clamp voltage *2 | VCLAMP-EO | -0.16 | -0.07             | 0.0   | V      | FB = 0.75V, COMP; open<br>SS = 1V |

Notes: 1. Reference values for design. Not 100% tested in production.

2. VCLAMP-EO = VCOMP - SS voltage (1V)


# **Electrical Characteristics** (cont.)

| (1 | a = 25°C. | Vcc =                                   | 12 V. | RT = 3  | 33 kΩ.   | Rdelay | $v = 51 \text{ k}\Omega$ | unless    | otherwise s  | specified.) |
|----|-----------|---|-------|---------|----------|--------|--------------------------|-----------|--------------|-------------|
| ٠, | u – 25 C  | , | 12 ,  | 111 — 1 | <i>)</i> | itacia | , — JI KSE.              | , unitobb | Other Wibe L | peciliea.   |


| ltem       |                          | Symbol     | Min  | Тур                                | Max  | Unit | Test Conditions        |
|------------|--------------------------|------------|------|------------------------------------|------|------|------------------------|
| Phase      | RAMP offset voltage      | VRAMP      | _    | 0.4 *1                             | _    | V    |                        |
| modulator  | RAMP bias current        | IRAMP      | -5   | -0.8                               | 5    | μΑ   | RAMP = 0.3V            |
|            | RAMP sink current        | ISINK-RAMP | 8    | 26                                 | _    | mA   | RAMP = 1V, COMP = 0V   |
|            | Minimum phase shift      | Dmin       | _    | 0 *1 *4                            | _    | %    | RAMP = 1V, COMP = 0V   |
|            | Maximum phase shift      | Dmax       | _    | 97.0 * <sup>1</sup> * <sup>4</sup> | _    | %    | RAMP = 0V, COMP = 2.1V |
|            | Delay to OUT-C, -D *2    | Tpd        | _    | 30                                 | 60   | ns   | COMP = 2.1V            |
| Delay      | DELAY-1, -2, -3 *3       | TD1, 2, 3  | 22   | 33.5                               | 45   | ns   | Delay set R = 51k      |
|            | Terminal voltage         | VD1, 2, 3  | 1.9  | 2.0                                | 2.1  | V    | Delay set R = 51k      |
| Soft start | Source current           | Iss        | -14  | -10                                | -6   | μΑ   | SS = 1V                |
|            | Discharge current        | IRES-SS    | 5    | 10                                 | _    | mA   | SS = 1V, REMOTE = 0V   |
|            | Soft-start reset voltage | VRES-SS    | 0.25 | 0.40                               | 0.55 | V    | Measured on SS         |
|            | SS high voltage          | Von-ss     | 3.9  | 4.0                                | 4.1  | V    |                        |

Notes: 1. Reference values for design. Not 100% tested in production.

2. Tpd is defined as;



3. TD1, 2, 3 are defined as;



4. Maximum/Minimum phase shift is defined as;

$$D = \frac{T_2}{T_1} \times 2 \times 100 \text{ (\%)}$$

$$OUT-A$$

$$OUT-D$$

$$T_1$$

$$OUT-B$$

$$OUT-C$$


$$T_1$$

# **Electrical Characteristics** (cont.)


(Ta = 25°C, Vcc = 12 V, RT = 33 k $\Omega$ , Rdelay = 51 k $\Omega$ , unless otherwise specified.)

| Item         |  | Symbol           | Min  | Тур              | Max  | Unit | Test Conditions                                |
|--------------|--|------------------|------|------------------|------|------|--|
| Over current | Pulse-by-pulse current limit threshold | VCS-PP           | 0.36 | 0.40             | 0.44 | V    |  |
| protection   | One-shot OCP threshold                 | Vcs-sd           | 0.54 | 0.60             | 0.66 | V    |  |
|              | Delay to OUT pins *1                   | Tpd-cs           | _    | 40               | 80   | ns   | CS = 0V to 0.47V                               |
|              | Timer latch integration time           | TTL              | 44   | 63               | 82   | μS   | CS = 0.47V step function,<br>$SS = 0.022\mu F$ |
| Output       | High voltage                           | Vон-оит          | 4.3  | 4.8              | _    | V    | IOUT = -5mA                                    |
|              | Low voltage                            | Vol-out          | _    | 0.1              | 0.4  | V    | IOUT = 5mA                                     |
|              | Rise time                              | tr               | _    | 5                | 15   | ns   | Соит = 33pF                                    |
|              | Fall time                              | tf               | _    | 5                | 15   | ns   | Соит = 33pF                                    |
|              | Timing offset *2                       | T <sub>D</sub> 4 | _    | 3 * <sup>3</sup> | _    | ns   |  |

### Notes: 1. Tpd-cs is defined as;








3. Reference values for design. Not 100% tested in production.


# **Timing Diagram**

Note: All voltage, current, time shown in the diagram is typical value.


## **Full Bridge and Secondary Control**




### Start-up and Shutdown



#### **Timer Latch and One Shot OCP**





SS IN: Voltage detector input of SS pin.

SEQ. : Timer Latch function is not activated when SEQ. signal is Low.

SHORT DET.: Once ONE SHOT comparator detect short current in the power supply, SHORT DET. is High

until SS voltage reaches down to 0.4V.

DISCHARGE: Gate control for SS capasitor reset.

LIMIT IN: One shot OCP input.

LOCKOUT: Lock-out signal for OUT-A to F.

VREFGOOD: System reset signal. VREFGOOD is High when either VREF<4.6V or Remote off mode.

### **Functional Description**

Note: All voltage, current, time shown in the diagram is typical value unless otherwise noted.

#### **UVLO**

UVLO (Under Voltage Lockout Operation) is a function that halts operation of the IC in the event of a low IC power supply voltage.

When IC operation is halted, the 5 V internal voltage generation circuit (VREF) halts, and therefore operation of circuitry using VREF as the operating power supply halts. Circuit blocks other than UVLO use VREF as their operating power supply. Therefore, the power supply current of the IC becomes equal to the current dissipated by the UVLO circuit. The following graphs show the relationship between the VCC input current and VCC input voltage, and between VREF and the VCC input voltage.




Figure 1

#### **REMOTE**

IC outputs (OUT-A through OUT-F) can be halted by means of the REMOTE pin. In this case, the IC output logic level is low.

In the remote off state, VREF output is not halted, and therefore the current dissipation of the IC does not decrease to the start-up level. Also, control by means of the REMOTE pin is not possible when the IC has been halted by UVLO.

The soft start capacitance is discharged in the remote off state. Therefore, operation begins from soft start mode when the next remote on operation is performed. The relationship between the REMOTE pin and the operating mode of the IC is shown in the following figure.




Figure 2

The remote on and off threshold voltages are provided with hysteresis of 84 mV (typ). Remote control can be performed by means of analog input as shown in the diagram below as well as by means of logic control. The following diagram shows an example in which the power supply set input voltage is sensed by means of the REMOTE pin, and the power supply set start-up voltage is set to 34 V, and the shutdown voltage to 32 V.




Figure 3

#### **Start-up Counter**

When the <u>VREFGOOD</u> signal (internal signal) goes to the logic low level, the HA16163 starts operating as a controller. The <u>VREFGOOD</u> signal is created from the <u>REMOTE</u> comparator and <u>VREFGOOD</u> circuit output via a 32-clock start-up counter.




Figure 4

Therefore, the start of IC operation is a 32-count later than UVLO release or the remote on trigger. When the oscillator frequency is set to 1 MHz, this represents a delay of 32  $\mu$ s. This delay enables operation to be halted until VREF (5 V) stabilizes when UVLO is released. Note that the start-up counter operates when VREF rises or when a remote on operation is performed, but does not operate when VREF falls or when a remote off operation is performed (there is no logic delay due to the start-up counter).




Figure 5

#### Oscillator

The oscillation frequency of the oscillator is set by means of a resistance connected between the RT pin and GND. The following graph shows the relationship between the external resistance and the oscillation frequency. The typical value of the oscillation frequency is given by the following equation.

fosc = 
$$\frac{1}{25 \text{ [pF]} \times \text{RT } [\Omega] + 150 \text{ [ns]}}$$
 [Hz]




Figure 6

Place the resistor for connection to the RT pin as close to the pin as is possible. Please design the pattern so that the level of cross-talk from other signals is minimized.

#### **Synchronized Operation**

Parallel synchronized operation is possible by connecting the SYNC pins of HA16163s. In this case, up to four slave ICs can be connected to one master IC. A value of at least twice the master RT value should be set for the slave IC RT values.




Figure 7 Parallel Synchronized Operation

External synchronized operation is possible by supplying a synchronization signal to the SYNC pins of HA16163s. In this case, a frequency not exceeding 1/2 that of the master clock should be set for the HA16163s.

A maximum master clock frequency of 4 MHz should be used. See the figure below for the input waveform conditions.




Figure 8 External Synchronized Operation




Figure 9 SYNC Pin Input Conditions

#### Synchronous Phase Shift Full-Bridge Control

The HA16163 is provided with full-bridge control outputs OUT-A through OUT-D, and secondary-side synchronous rectification control outputs OUT-E and OUT-F. ZVS (Zero Voltage Switching) can be performed by adjusting timing delays  $T_{D1}$  and  $T_{D2}$  between the OUT-A through OUT-D outputs by means of an external resistance. OUT-E and OUT-F have an output timing suitable for secondary-side full-wave rectification, and so can be used in either current doubler or center tap applications. The following figure shows full-bridge ZVS + current doubler operation using an ideal model.





Figure 10

#### • Subinterval: 1

In interval 1, SA and SD are turned on, and VIN is generated on the transformer primary side. On the transformer secondary side, a value proportional to the winding ratio is generated, and the primary-side power is transmitted to the load side.

At this time, secondary-side switch SE is off and SF is on.




Subinterval: 1

#### • Subinterval: 2

As SD is turned off at point t1, the primary-side current flows into resonant capacitance Cr2. At this time Cr2 is charged, and therefore the potential of V12 rises. Considering that the exciting current and the L1 and L2 ripple currents are considerable smaller than Io, the following is an approximate equation for the slope of V12.

$$\frac{dV12}{dt} = \frac{0.5 \text{ lo}}{N} \cdot \frac{1}{\text{Cr2}} \quad [V/s] \qquad \qquad \cdots (1)$$

Here, N is the ratio of the primary coil to the secondary coil (N = N1/N2), and Io is the output current. As SE and SF are on, the transformer secondary side is in the shorted state, and the value of the current flowing up to that time is retained.




Subinterval: 2

#### • Subinterval: 3

SC is turned on at point t2. ZVS operation can be attained by setting the SD off (t2)  $\rightarrow$  SC on (t3) delay to the optimal value. This delay time can be expressed by equation (2).

$$TD2 = \frac{N}{0.5 \text{ lo}} \cdot Cr2 \cdot VIN \quad [s] \qquad \cdots (2)$$

After SC is turned on, the transformer primary side is in the shorted state, and therefore the current value immediately after SC was turned on is retained.




Subinterval: 3

### • Subinterval: 4

As SA is turned off at point t3, the primary-side current discharges resonant capacitance Cr1, and the potential of V11 falls. A negative potential is applied to resonant inductor Lr, and a flux reset starts. At this time, since the series resonance circuit is composed of Cr1 and Lr, the V11 waveform changes to a sine wave. The resonance frequency is given by equation (3).

$$fr = \frac{1}{2\pi \sqrt{(Cr1 \cdot Lr)}} \quad [Hz] \qquad \qquad \cdots (3)$$



Subinterval: 4

#### • Subinterval: 5

When synchronous switch SF is turned off at point t4, the current flowing in SF up to that time continues to flow through the SF body diode. SF turn-off must be performed before completion of the resonant inductor Lr flux reset. If SF is not off on completion of the Lr flux reset, power transmission will be performed with the transformer secondary-side shorted, and therefore an excessive current will flow in the transformer primary and secondary sides, and parts may be damaged.


Also, if the SF body diode is on for a long period, loss will be high. Therefore, optimal timing should be set by means of the HA16163's delay adjustment pin, DELAY-3.

Lr reset time tr is given by equation (4) when the resonance voltage peak value is within the input voltage.

treset(Lr)|<sub>vpp≤VIN</sub> = 
$$\frac{1}{4} \cdot \frac{1}{\text{fr}}$$
  
=  $0.5\pi \sqrt{(\text{Cr1} \cdot \text{Lr})}$  [s] ·····(4)

Here, vpp is the resonance voltage peak value.

$$vpp = \frac{lo}{2} \cdot \frac{1}{N} \cdot \sqrt{(Lr/Cr1)} \quad [V] \qquad \qquad \dots (5)$$




Subinterval: 5

### • Time: t5

SB is turned on at point t5. The SB switching loss can be minimized by turning on SB when the SB both-side voltages are at a minimum (when the resonance voltage is at a peak). The SB turn-on timing can be set with TD1 of the HA16163. The time when the resonance voltage is at a peak is given by equation (4).

From t5 onward, operation is on the same principle as in Subinterval 1 through Subinterval 5.



Time: t5

#### **Delay Setting**

Inter-output delays (TD1, TD2, TD3) are set by means of a resistance connected between the DELAY-1 (-2, -3) pin and GND. The following graph shows the relationship between the external resistance and delay. The typical value of the delay set time is given by the following equation.

$$TD = 0.5 [pF] \times RD [\Omega] + 8 [ns]$$
 [s]

When the RD value is small, the set time will be larger than the above calculated value due to the effect of internal delay, etc., and therefore a constant setting should be made with reference to the following graph.




Figure 11


Place the resistor for connection to the DELAY-1,2,3 pin as close to the pin as is possible. Please design the pattern so that the level of cross-talk from other signals is minimized.

### DELAY-3 (TD3)

There is a condition that secondary-side control output OUT-E and OUT-F delay TD3 is 0 s (typical) in order to prevent shorting of the transformer secondary side. The relationship between TD3 and the IC operating state is shown in the following table.

| Mode               | Definition   | Operation of OUT-E, OUT-F    | Note |
|--------------------|--------------|------------------------------|------|
| Light load         | COMP < 1.65V | TD3 = 0                      | 1    |
| Pulse by pulse OCL | CS ≥ 0.4V    | TD3 = 0                      | 2    |
| One shot OCL       | CS ≥ 0.6V    | Fixed low (operation halted) |      |

Notes: 1. Light-load detection is performed by means of the error amplifier output voltage. Light-load detection characteristics are as shown in the following diagram.



2. TD3 of the next OUT-E or OUT-F after the pulse-by-pulse current limiter (PBP OCL) operates is 0 s (typical). When OUT-C and OUT-D are subsequently inverted by the Phase Shift Comparator, not the PBP OCL, TD3 is restored to the value set by means of the DELAY-3 pin.

# **Application**

Note: All voltage, current, time shown in the diagram are typical value.

Sample application circuits are given here. Confirmatory experiments should be carried out when applying these examples to products.

#### **Slope Compensation**

In order to improve the unstable operation characteristic of current mode, voltage slopes in a current sense signal can be superimposed. The following is a possible slope compensation method.





Figure 12

#### **Driving a Pulse Transformer**

OUT-A through OUT-F of this IC are CMOS outputs that use Vref as their power supply. When directly driving a pulse transformer, the Vref voltage fluctuates according to the exciting current. As Vref fluctuation may make internal circuit operation unstable, direct drive of a pulse transformer should be avoided.

• Case 1 (NG)

The figure below shows a case where a pulse transformer is driven directly. Vref voltage fluctuation occurs due to the exciting current.




Case 1 (NG)

#### • Case 2

The figure below shows an example in which a current amplifier is added by means of transistors. A reverse current due to the exciting current is prevented by a blocking diode, and therefore capacitance CB is charged. In this way, fluctuation of the Cref potential is suppressed and stable operation can be achieved.


As well as a buffer implemented by means of a transistor, standard logic IC or buffer IC connection is also possible. The buffer circuit power supply method should be implemented in the same way.



Case 2

#### Case 3

The figure below shows an example of a drive power supply method using emitter following. For the same reason as described above, fluctuation of the Cref potential is suppressed and stable operation can be achieved.



Case 3

#### Supplying Power from an External Power Supply

It is also possible to use an external source as the power supply for the HA16163T as shown in figure 13. The VREFGOOD circuit controls whether the IC is operating or stopped. The threshold voltage of the VREFGOOD circuit is 4.6 V (typ.) on the rising edge and 4.4 V on the falling edge. Since the IC's characteristics vary with the value of the external voltage, this voltage must be provided by a high-precision 5-V source.








Figure 13


## **Characteristic Curves**


















# **Package Dimensions**



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the date this document, in the such procedure in the procedure in th



### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510