

HA-5340

700ns, Low Distortion, Precision Sample and Hold Amplifier

FN2859  
Rev 5.00  
June 2003

The HA-5340 combines the advantages of two sample/hold architectures to create a new generation of monolithic sample/hold. High amplitude, high frequency signals can be sampled with very low distortion being introduced. The combination of exceptionally fast acquisition time and specified/characterized hold mode distortion is an industry first. Additionally, the AC performance is only minimally affected by additional hold capacitance.


To achieve this level of performance, the benefits of an integrating output stage have been combined with the advantages of a buffered hold capacitor. To the user this translates to a front-end stage that has high bandwidth due to charging only a small capacitive load and an output stage with constant pedestal error which can be nulled out using the offset adjust pins. Since the performance penalty for additional hold capacitance is low, the designer can further minimize pedestal error and droop rate without sacrificing speed.

Low distortion, fast acquisition, and low droop rate are the result, making the HA-5340 the obvious choice for high speed, high accuracy sampling systems.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HA9P5340-5	0 to 75	16 Ld SOIC	M16.3

Functional Diagram




Features

- Fast Acquisition Time (0.01%) . . . . . 700ns
- Fast Hold Mode Settling Time (0.01%) . . . . . 200ns
- Low Distortion (Hold Mode) . . . . . -72dBc (V<sub>IN</sub> = 200kHz, f<sub>S</sub> = 450kHz, 5V<sub>p-p</sub>)
- Bandwidth Minimally Affected By External C<sub>H</sub>
- Fully Differential Analog Inputs
- Built-In 135pF Hold Capacitor

Applications

- High Bandwidth Precision Data Acquisition Systems
- Inertial Navigation and Guidance Systems
- Ultrasonics
- SONAR
- RADAR

Pinout



**Absolute Maximum Ratings**

Voltage Between V+ and V- Terminals	36V
Differential Input Voltage	24V
Digital Input Voltage	+8V, -6V
Output Current, Continuous	±20mA

Temperature Range	
HA-5340-5	0°C to 75°C
Supply Voltage Range (Typical)	±12V to ±18V

**Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
SOIC Package	100	N/A
Maximum Junction Temperature (Plastic Package, Note 1)	150°C	
Maximum Storage Temperature Range	-65°C to 150°C	
Maximum Lead Temperature (Soldering 10s) (Lead Tips Only)	300°C	

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**NOTES:**

1. Maximum power dissipation must be designed to maintain the junction temperature below 150°C for the plastic packages.
2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**  $V_{SUPPLY} = \pm 15.0V$ ;  $C_H = \text{Internal} = 135pF$ ; Digital Input:  $V_{IL} = +0.8V$  (Sample),  $V_{IH} = +2.0V$  (Hold). Non-Inverting Unity Gain Configuration (Output tied to -Input),  $R_L = 2k\Omega$ ,  $C_L = 60pF$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
<b>INPUT CHARACTERISTICS</b>						
Input Voltage Range		Full	-10	-	+10	V
Input Resistance (Note 3)		25	-	1	-	M $\Omega$
Input Capacitance		25	-	-	3	pF
Input Offset Voltage		25	-	-	1.5	mV
		Full	-	-	3.0	mV
Offset Voltage Temperature Coefficient		Full	-	-	30	$\mu V/^\circ C$
Bias Current		25	-	±70	-	nA
		Full	-	-	±350	nA
Offset Current		25	-	±50	-	nA
		Full	-	-	±350	nA
Common Mode Range		Full	-10	-	+10	V
CMRR	±10V, Note 4	25	-	83	-	dB
		Full	72	-	-	dB
<b>TRANSFER CHARACTERISTICS</b>						
Gain	DC	25	110	140	-	dB
Gain Bandwidth Product	$C_H$ External = 0pF	Full	-	10	-	MHz
	$C_H$ External = 100pF	Full	-	9.6	-	MHz
	$C_H$ External = 1000pF	Full	-	6.7	-	MHz
<b>TRANSIENT RESPONSE</b>						
Rise Time	200mV Step	25	-	20	30	ns
Overshoot	200mV Step	25	-	35	50	%
Slew Rate	10V Step	25	40	60	-	V/ $\mu s$
<b>DIGITAL INPUT CHARACTERISTICS</b>						
Input Voltage	$V_{IH}$	Full	2.0	-	-	V
	$V_{IL}$	Full	-	-	0.8	V
Input Current	$V_{IL} = 0V$	Full	-	7	40	$\mu A$
	$V_{IH} = 5V$	Full	-	4	40	$\mu A$

**Electrical Specifications**  $V_{SUPPLY} = \pm 15.0V$ ;  $C_H = \text{Internal} = 135pF$ ; Digital Input:  $V_{IL} = +0.8V$  (Sample),  $V_{IH} = +2.0V$  (Hold). Non-Inverting Unity Gain Configuration (Output tied to -Input),  $R_L = 2k\Omega$ ,  $C_L = 60pF$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
<b>OUTPUT CHARACTERISTICS</b>						
Output Voltage		Full	-10	-	+10	V
Output Current		Full	-10	-	+10	mA
Full Power Bandwidth (Note 5)		Full	0.6	0.9	-	MHz
Output Resistance	Hold Mode	25	-	0.05	0.1	$\Omega$
		Full	-	0.07	0.15	$\Omega$
Total Output Noise DC to 10MHz	Sample Mode	25	-	325	400	$\mu V_{RMS}$
	Hold Mode	25	-	325	400	$\mu V_{RMS}$
<b>DISTORTION CHARACTERISTICS</b>						
<b>SAMPLE MODE</b>						
Signal to Noise Ratio (RMS Signal to RMS Noise)	$V_{IN} = 200kHz, 20V_{P-P}$	Full	-	115	-	dB
Total Harmonic Distortion	$V_{IN} = 200kHz, 5V_{P-P}$	Full	-90	-100	-	dBc
	$V_{IN} = 200kHz, 10V_{P-P}$	Full	-76	-82	-	dBc
	$V_{IN} = 200kHz, 20V_{P-P}$	Full	-70	-74	-	dBc
	$V_{IN} = 500kHz, 5V_{P-P}$	Full	-66	-75	-	dBc
Intermodulation Distortion	$V_{IN} = 10V_{P-P}, f_1 = 20kHz, f_2 = 21kHz$	Full	-78	-83	-	dBc
<b>HOLD MODE (50% Duty Cycle S/H)</b>						
Signal to Noise Ratio (RMS Signal to RMS Noise) $f_S = 450kHz$	$V_{IN} = 200kHz, 5V_{P-P}$	25	-	76	-	dB
	$V_{IN} = 200kHz, 10V_{P-P}$	25	-	76	-	dB
Total Harmonic Distortion $f_S = 450kHz$	$V_{IN} = 200kHz, 5V_{P-P}$	25	-	-72	-	dBc
	$V_{IN} = 200kHz, 10V_{P-P}$	25	-	-66	-	dBc
	$V_{IN} = 200kHz, 20V_{P-P}$	25	-	-56	-	dBc
$f_S = 450kHz$	$V_{IN} = 100kHz, 5V_{P-P}$	25	-	-84	-	dBc
	$V_{IN} = 100kHz, 10V_{P-P}$	25	-	-71	-	dBc
	$V_{IN} = 100kHz, 20V_{P-P}$	25	-	-61	-	dBc
$f_S = 2f_{IN}(\text{Nyquist})$	$V_{IN} = 20kHz, 5V_{P-P}$	25	-	-95	-	dBc
	$V_{IN} = 50kHz, 5V_{P-P}$	25	-	-91	-	dBc
	$V_{IN} = 100kHz, 5V_{P-P}$	25	-	-82	-	dBc
Intermodulation Distortion $f_S = 450kHz$	$V_{IN} = 10V_{P-P}$ ( $f_1 = 20kHz, f_2 = 21kHz$ )	25	-	-79	-	dBc
<b>SAMPLE AND HOLD CHARACTERISTICS</b>						
Acquisition Time	10V Step to 0.01%	25	-	700	-	ns
		Full	-	-	900	ns
	10V Step to 0.1%	25	-	430	600	ns
Droop Rate	$C_H = \text{Internal}$	25	-	0.1	-	$\mu V/\mu s$
		Full	-	-	95	$\mu V/\mu s$
Hold Step Error	$V_{IL} = 0V, V_{IH} = 4.0V, t_R = 5ns$	25	-	15	-	mV


**Electrical Specifications**  $V_{SUPPLY} = \pm 15.0V$ ;  $C_H = \text{Internal} = 135pF$ ; Digital Input:  $V_{IL} = +0.8V$  (Sample),  $V_{IH} = +2.0V$  (Hold). Non-Inverting Unity Gain Configuration (Output tied to -Input),  $R_L = 2k\Omega$ ,  $C_L = 60pF$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
Hold Mode Settling Time	To $\pm 1mV$	Full	-	200	300	ns
Hold Mode Feedthrough	20V <sub>p-p</sub> , 200kHz, Sine	Full	-	-76	-	dB
EADT (Effective Aperture Delay Time)		25	-	-15	-	ns
Aperture Uncertainty		25	-	0.2	-	ns
<b>POWER SUPPLY CHARACTERISTICS</b>						
Positive Supply Current		Full	-	19	25	mA
Negative Supply Current		Full	-	19	25	mA
PSRR	10% Delta	Full	75	82	-	dB


## NOTES:

3. Derived from Computer Simulation only, not tested.
4. +CMRR is measured from 0V to +10V, -CMRR is measured from 0V to -10V.
5. Based on the calculation  $FPBW = \text{Slew Rate}/2\pi V_{PEAK}$  ( $V_{PEAK} = 10V$ ).

**Test Circuits and Waveforms**




**FIGURE 1. HOLD STEP ERROR AND DROOP RATE**



NOTE:

- 6. Observe the "hold step" voltage  $V_p$ .


**FIGURE 2. HOLD STEP ERROR**



NOTES:

- 7. Observe the voltage "droop",  $\Delta V_O/\Delta t$ .
- 8. Measure the slope of the output during hold,  $\Delta V_O/\Delta t$ .
- 9. Droop can be positive or negative - usually to one rail or the other not to GND.

**FIGURE 3. DROOP RATE TEST**



NOTE:

- 10. Feedthrough in  

$$dB = 20 \log \frac{V_{OUT}}{V_{IN}}$$
 where:  
 $V_{OUT} = V_{P-P, \text{ Hold Mode}}$   
 $V_{IN} = V_{P-P}$

**FIGURE 4. HOLD MODE FEEDTHROUGH ATTENUATION**



**Typical Performance Curves**  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , Unless Otherwise Specified




FIGURE 6.  $T_{ACQ}$  POS 0 TO +10 STEP




FIGURE 7.  $T_{ACQ}$  vs ADDITIONAL  $C_H$




FIGURE 8. DROOP RATE vs HOLD CAPACITANCE




FIGURE 9. ACQUISITION TIME (0.01%) vs HOLD CAPACITANCE




FIGURE 10. HOLD STEP ERROR vs  $T_{RISE}$




FIGURE 11. HOLD STEP ERROR vs TEMPERATURE

**Typical Performance Curves**  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ , Unless Otherwise Specified (Continued)




FIGURE 12. HOLD STEP ERROR vs HOLD CAPACITANCE





FIGURE 13. HOLD STEP ERROR vs TEMPERATURE



NOTE:  $\pm 15\text{V}$  and  $\pm 12\text{V}$  supplies trace the same line within the width of the line, therefore only one line is shown.

FIGURE 14. CLOSED LOOP PHASE/GAIN




FIGURE 15. CLOSED LOOP PHASE/GAIN




FIGURE 16. THD vs FREQUENCY




FIGURE 17. THD vs  $V_{OUT}$

**Die Characteristics**

**DIE DIMENSIONS:**

84mils x 139mils x 19mils

**METALLIZATION:**

Type: Al, 1% Cu  
 Thickness:  $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

**PASSIVATION:**

Type: Nitride ( $\text{Si}_3\text{N}_4$ ) over Silox ( $\text{SiO}_2$ , 5% Phos)  
 Silox Thickness:  $12\text{k}\text{\AA} \pm 2.0\text{k}\text{\AA}$   
 Nitride Thickness:  $3.5\text{k}\text{\AA} \pm 1.5\text{k}\text{\AA}$

**SUBSTRATE POTENTIAL (POWERED UP):**


V-

**TRANSISTOR COUNT:**


196

**Metallization Mask Layout**

HA-5340



**Small Outline Plastic Packages (SOIC)**



**M16.3 (JEDEC MS-013-AA ISSUE C)  
16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.3977	0.4133	10.10	10.50	3
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

**NOTES:**

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Rev. 0 12/93

© Copyright Intersil Americas LLC 2003. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)