

EL5174

550MHz Differential Twisted-Pair Driver

FN7313 Rev.10.00 Aug 3, 2020

The EL5174 is a single high bandwidth amplifier with an output in differential form. It is primarily targeted for applications such as driving twisted-pair lines in component video applications. The inputs can be in either single-ended or differential form but the outputs are always in differential form.

On the EL5174, two feedback inputs provide you with the ability to set the gain of each device (stable at minimum gain of one). For a fixed gain of two, please see the EL5173 data sheet (FN7312).

The output common mode level is set by the associated REF pin, which has a -3dB bandwidth of over 110MHz. Generally, this pin is grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5174 is available in a 8 Ld SOIC package. It is specified for operation across the full -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

Related Literature

For a full list of related documents, visit our website:

• EL5174 product page

Features

- · Fully differential inputs, outputs, and feedback
- Differential input range ±2.3V
- · 550MHz 3dB bandwidth
- 1100V/µs slew rate
- · Low distortion at 5MHz
- Single 5V or dual ±5V supplies
- · 60mA maximum output current
- · Low power 12.5mA
- Pb-free (RoHS compliant)

Applications

- · Twisted-pair driver
- · Differential line driver
- · VGA over twisted-pair
- · ADSL/HDSL driver
- · Single-ended to differential amplification
- · Transmission of analog signals in a noisy environment


Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	TAPE AND REEL (UNITS)	PACKAGE (RoHS Compliant)	PKG. DWG. #
EL5174ISZ	5174ISZ	-40 to +85	-	8 Ld SOIC	M8.15E
EL5174ISZ-T7	5174ISZ	-40 to +85	2.5k	8 Ld SOIC	M8.15E
EL5174ISZ-T13	5174ISZ	-40 to +85	1k	8 Ld SOIC	M8.15E

NOTE:

- 1. See TB347 for details about reel specifications.
- 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the EL5174 device page. For more information about MSL, see TB363.

Pinout



Pin Descriptions

PIN NUMBER	PIN NAME	PIN FUNCTION
1	FBP	Feedback from non-inverting output
2	IN+	Non-inverting input
3	REF	Inverting inputs, note that on EL5174, this pin is also the REF pin
4	FBN	Feedback from inverting output
5	OUT-	Inverting output
6	VS+	Positive supply
7	VS-	Negative supply
8	OUT+	Non-inverting output

Absolute Maximum Ratings (TA = +25°C)

Thermal Information

Thermal Resistance (Typical, Note 4)	$\theta_{JA}(^{\circ}C/W)$
8 Ld SOIC Package	120.40
Operating Junction Temperature	+135°C
Ambient Operating Temperature	-40°C to +85°C
Storage Temperature Range6	55°C to +150°C
Power Dissipation	See Curves
Pb-Free Reflow Profile	see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTF:

4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See <u>TB379</u> for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_S+=+5V$, $V_{S^-}=-5V$, $T_A=+25\,^{\circ}$ C, $V_{IN}=0V$, $R_{LD}=1$ k Ω , $R_F=0$, $R_G=0$ PEN, $C_{LD}=2.7$ pF, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT
AC PERFORMAI	NCE					
BW	-3dB Bandwidth	A _V = 1, C _{LD} = 2.7pF		550		MHz
		$A_V = 2$, $R_F = 500$, $C_{LD} = 2.7pF$		130		MHz
		A _V = 10, R _F = 500, C _{LD} = 2.7pF		20		MHz
BW	±0.1dB Bandwidth	A _V = 1, C _{LD} = 2.7pF		120		MHz
SR	Slew Rate	V _{OUT} = 3V _{P-P} , 20% to 80%	800	1100		V/µs
t _{STL}	Settling Time to 0.1%	V _{OUT} = 2V _{P-P}		10		ns
tovr	Output Overdrive Recovery Time			20		ns
GBWP	Gain Bandwidth Product			200		MHz
V _{REF} BW (-3dB)	V _{REF} -3dB Bandwidth	A _V = 1, C _{LD} = 2.7pF		110		MHz
V _{REF} SR+	V _{REF} Slew Rate - Rise	V _{OUT} = 2V _{P-P} , 20% to 80%		134		V/µs
V _{REF} SR-	V _{REF} Slew Rate - Fall	V _{OUT} = 2V _{P-P} , 20% to 80%		70		V/µs
V _N	Input Voltage Noise	at 10kHz		21		nV/√Hz
I _N	Input Current Noise	at 10kHz		2.7		pA/√Hz
HD2	Second Harmonic Distortion	V _{OUT} = 2V _{P-P} , 5MHz		-95		dBc
		V _{OUT} = 2V _{P-P} , 20MHz		-94		dBc
HD3	Third Harmonic Distortion	V _{OUT} = 2V _{P-P} , 5MHz		-88		dBc
		V _{OUT} = 2V _{P-P} , 20MHz		-87		dBc
dG	Differential Gain at 3.58MHz	$R_{LD} = 300\Omega, A_V = 2$		0.06		%
dθ	Differential Phase at 3.58MHz	$R_{LD} = 300\Omega, A_V = 2$		0.13		۰
INPUT CHARAC	TERISTICS					
v _{os}	Input Referred Offset Voltage			±1.4	±25	mV
I _{IN}	Input Bias Current (V _{IN} +, V _{IN} -)		-30	-14	-7	μΑ
I _{REF}	Input Bias Current (V _{REF})		0.5	2.3	4	μΑ
R _{IN}	Differential Input Resistance			150		kΩ
C _{IN}	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2.1	±2.3	±2.5	V
CMIR+	Common Mode Positive Input Range at V _{IN} +, V _{IN} -			3.4		٧
CMIR-	Common Mode Negative Input Range at V _{IN} +, V _{IN} -			-4.3		٧



Electrical Specifications V_S + = +5V, V_S - = -5V, T_A = +25°C, V_{IN} = 0V, R_{LD} = 1k Ω , R_F = 0, R_G = OPEN, C_{LD} = 2.7pF, unless otherwise specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNIT	
Gain	Gain Accuracy	V _{IN} = 1V	0.980	0.995	1.010	V	
OUTPUT CHARA	OUTPUT CHARACTERISTICS						
V _{OUT}	Output Voltage Swing $R_L = 500\Omega$ to GND			±3.4		٧	
I _{OUT} (Max)	Maximum Output Current	$R_L = 10\Omega, V_{IN} + = \pm 3.2V$	±50	±60	±100	mA	
R _{OUT}	Output Impedance			130		$\mathbf{m}\Omega$	
SUPPLY							
V _{SUPPLY}	Supply Operating Range	V _S + to V _S -	4.75		11	٧	
I _{S(ON)}	Power Supply Current		10	12.5	14	mA	
PSRR	Power Supply Rejection Ratio	V _S from ±4.5V to ±5.5V	60	75		dB	

NOTE:

Connection Diagram




FIGURE 1. EL5174

^{5.} Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 2. FREQUENCY RESPONSE




FIGURE 4. FREQUENCY RESPONSE vs C_{LD}




FIGURE 6. FREQUENCY RESPONSE




FIGURE 3. FREQUENCY RESPONSE FOR VARIOUS GAIN




FIGURE 5. FREQUENCY RESPONSE vs $\rm R_{LD}$




FIGURE 7. FREQUENCY RESPONSE vs $\rm R_{LD}$

Typical Performance Curves (Continued)




FIGURE 8. FREQUENCY RESPONSE - VREF




FIGURE 9. PSRR vs FREQUENCY




FIGURE 10. CMRR vs FREQUENCY




FIGURE 11. VOLTAGE AND CURRENT NOISE vs FREQUENCY




FIGURE 12. OUTPUT IMPEDANCE vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 13. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 14. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 15. HARMONIC DISTORTION vs R_{LD}




FIGURE 16. HARMONIC DISTORTION vs R_{LD}




FIGURE 17. HARMONIC DISTORTION vs FREQUENCY




FIGURE 18. SMALL SIGNAL TRANSIENT RESPONSE

Typical Performance Curves (Continued)




FIGURE 19. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 20. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE





FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Simplified Schematic



Description of Operation and Application Information

Product Description

The EL5174 is a low-power, wideband, differential to single-ended amplifier. Because the I_{N^-} pin and REF pin are tied together internally, the EL5174 can be used as a single-ended to differential converter. The EL5174 and is internally compensated for closed loop gain of +1 of greater. Connected in a gain of 1 and driving a 1k Ω differential load, the EL5174 has a -3dB bandwidth of 550MHz. Driving a 200 Ω differential load at gain of 2, the bandwidth is about 130MHz.

Input, Output and Supply Voltage Range

The EL5174 is designed to operate with a single supply voltage of 5V to 10V or split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.3V to 3.4V for ±5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.7V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal to become distorted.

The output of the EL5174 can swing from -3.8V to +3.8V at $1k\Omega$ differential load at $\pm 5V$ supply. As the load resistance becomes lower, the output swing is reduced.

Differential and Common Mode Gain Settings

Because the I_{N^-} pin and REF pin are bound together as the REF pin in an 8 Ld package, the signal at the REF pin is part of the common mode signal and also part of the differential mode signal. For the true balance differential outputs, the REF pin must be tied to the same bias level as the I_N+ pin. For a $\pm5V$ supply, just tie the REF pin to GND if the I_N+ pin is biased at 0V with a 50Ω or 75Ω termination resistor. For a single supply application, if the I_N+ is biased to half of the rail, the REF pin should be biased to half of the rail also.

The gain setting for EL5174 is expressed in Equation 1:

$$\begin{aligned} &V_{ODM} = V_{IN} + \times \left(1 + \frac{R_{F1} + R_{F2}}{R_G}\right) \\ &V_{ODM} = V_{IN} + = \left(1 + \frac{2R_F}{R_G}\right) \end{aligned} \tag{EQ. 1}$$

 $V_{OCM} = V_{REF} = 0V$

where:

$$V_{REF} = OV$$

$$R_{F1} = R_{F2} = R_F$$

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT+ pin to FBP pin and OUT- pin to FBN pin. For gains greater than +1, the feedback resistor

forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_{F} has some maximum value that should not be exceeded for optimum performance. If a large value of R_{F} must be used, a small capacitor in the few Pico farad range in parallel with R_{F} can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5174 depends on the load and the feedback network. R_F and R_G appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R_F also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1, R_F = 0 is optimum. For the gains other than +1, optimum response is obtained with R_F between 500 Ω to 1k Ω .

The EL5174 has a gain bandwidth product of 200MHz for R_{LD} = 1k Ω . For gains \geq 5, its bandwidth can be predicted by Equation 2:

$$Gain \times BW = 200 MHz$$
 (EQ. 2)

Driving Capacitive Loads and Cables

The EL5174 can drive a 23pF differential capacitor in parallel with $1k\Omega$ differential load with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss, which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Output Drive Capability

The EL5174 has an internal short-circuit protection. Its typical short circuit current is ± 60 mA. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ± 60 mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5174, it is possible to exceed the $\pm 135\,^{\circ}$ C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.



The maximum power dissipation allowed in a package is determined according to Equation 3:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
 (EQ. 3)

where:

 $T_{IM\Delta X}$ = Maximum junction temperature

T_{AMAX} = Maximum ambient temperature

 θ_{JA} = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or as expressed in Equation 4:

$$PD = \left(V_{STOT} \times I_{SMAX} + (V_{STOT} - \Delta V_{O}) \times \frac{\Delta V_{O}}{R_{LD}}\right)$$
 (EQ. 4)

where:

 V_{STOT} = Total supply voltage = V_S + - V_S -

I_{SMAX} = Maximum quiescent supply current

 $\Delta V_{\mbox{\scriptsize 0}}$ = Maximum differential output voltage of the application

R_{LD} = Differential load resistance

I_{LOAD} = Load current

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S^- pin is connected to the ground plane, a single 4.7 μF tantalum capacitor in parallel with a $0.1 \mu F$ ceramic capacitor from V_S^+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S^- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire-wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.






FIGURE 22. TWISTED PAIR CABLE RECEIVER



$$DC Gain = 1 + \frac{2R_F}{R_G}$$

$$(HF)Gain = 1 + \frac{2R_F}{R_G \parallel R_{GC}}$$



$$f_L \cong \frac{1}{2\pi R_G C_C}$$

$$f_H \cong \frac{1}{2\pi R_{GC} C_C}$$

FIGURE 23. TRANSMIT EQUALIZER




FIGURE 24. Single Supply Operation

Revision History


The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.


DATE	REVISION	CHANGE
Aug 3, 2020	10.00	Added Related Literature section Removed EL5374 information from datasheet. Updated Ordering information table by adding tape and reel information and updating notes. Added Figure 24. Removed About Intersil section.
Aug 12, 2015	9.00	Updated Ordering Information table on page 2. Added Revision History and About Intersil sections.


Package Outline Drawing


For the most recent package outline drawing, see M8.15E.

8 Lead Narrow Body Small Outline Plastic Package Rev 0, 08/09










TYPICAL RECOMMENDED LAND PATTERN



NOTES:

- Dimensions are in millimeters. Dimensions in () for Reference Only.
- Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- Reference to JEDEC MS-012.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/