



# AMD - K8™ System Clock Chip

**Recommended Application:**  
AMD K8 System Clock with AMD or VIA Chipset

**Output Features:**

- 2 - Differential pair push-pull CPU clocks @ 3.3V
- 9 - PCICLK (Including 1 free running) @3.3V
- 4 - Selectable PCICLK/HTTCLK @3.3V
- 1 - 48MHz, @3.3V fixed.
- 1 - 24/48MHz @ 3.3V
- 3 - REF @3.3V, 14.318MHz.

**Features:**

- Programmable output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I<sup>2</sup>C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.
- Supports Hyper Transport Technology (HTTCLK).


**Pin Configuration**

*FS0/REF0	1	48	REF1/FS1*
VDDREF	2	47	GND
X1	3	46	VDDREF
X2	4	45	REF2/FS2*
GND	5	44	Reset#
*(PCICLK7/HTTCLK0)ModeA	6	43	VDDA
*PCICLK8/HTTCLK1/ModeB	7	42	GND
PCICLK9/HTTCLK2	8	41	CPUCLK8T0
VDDPCI	9	40	CPUCLK8C0
GND	10	39	GND
PCICLK10/HTTCLK3	11	38	VDDCPU
PCICLK11	12	37	CPUCLK8T1
PCICLK0	13	36	CPUCLK8C1
PCICLK1	14	35	VDDCPU
GND	15	34	GND
VDDPCI	16	33	GND
****PCICLK2	17	32	VDD
****PCICLK3	18	31	48MHz/FS3**
VDDPCI	19	30	GND
GND	20	29	AVDD48
PCICLK4	21	28	24_48MHz/Sel24_48#*~
PCICLK5	22	27	GND
~*PCICLK_F/ModeC	23	26	SDATA
~*(PCICLK6)PCI_STOP#	24	25	SCLK

**48-Pin TSSOP/SSOP**

- \* Internal Pull-Up Resistor
- \*\* Internal Pull-Down Resistor
- ~ This Output has 2X Drive Strength
- \*\*\*\* This Output has 2.3X Drive Strength

**Block Diagram**



**Functionality**

FS3	FS2	FS1	FS0	CPU	HTT	PCI
				MHz	MHz	MHz
0	0	0	0	100.90	67.27	33.63
0	0	0	1	133.90	66.95	33.48
0	0	1	0	168.00	67.20	33.60
0	0	1	1	202.00	67.33	33.67
0	1	0	0	100.20	66.80	33.40
0	1	0	1	133.50	66.75	33.38
0	1	1	0	166.70	66.68	33.34
0	1	1	1	200.40	66.80	33.40
1	0	0	0	150.00	60.00	30.00
1	0	0	1	180.00	60.00	30.00
1	0	1	0	210.00	70.00	35.00
1	0	1	1	240.00	60.00	30.00
1	1	0	0	270.00	67.50	33.75
1	1	0	1	233.33	66.67	33.33
1	1	1	0	266.67	66.67	33.33
1	1	1	1	300.00	75.00	37.50



## Pin Descriptions

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
1	*FS0/REF0	I/O	Frequency select latch input pin / 14.318 MHz reference clock.
2	VDDREF	PWR	Ref. XTAL power supply, nominal 3.3V
3	X1	IN	Crystal input, Nominally 14.318MHz.
4	X2	OUT	Crystal output, Nominally 14.318MHz
5	GND	PWR	Ground pin.
6	*(PCICLK7/HTTCLK0)ModeA	I/O	PCI clock output / Hyper Transport output / Mode selection pin, this input is activated by the ModeB selection pin.
7	*PCICLK8/HTTCLK1/ModeB	I/O	PCI clock output / Hyper Transport output / Mode selection latch input pin.
8	PCICLK9/HTTCLK2	OUT	PCI clock output / Hyper Transport output.
9	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
10	GND	PWR	Ground pin.
11	~PCICLK10/HTTCLK3	OUT	PCI clock output / Hyper Transport output.
12	PCICLK11	OUT	PCI clock output.
13	PCICLK0	OUT	PCI clock output.
14	PCICLK1	OUT	PCI clock output.
15	GND	PWR	Ground pin.
16	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
17	****PCICLK2	OUT	Real time system reset signal for watchdog timer timeout. This signal is active low and selected by Mode latch input / 3.3V PCI clock output.
18	****PCICLK3	I/O	Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low / PCI clock output, this output is activated by the Mode selection pin
19	VDDPCI	PWR	Power supply for PCI clocks, nominal 3.3V
20	GND	PWR	Ground pin.
21	PCICLK4	OUT	PCI clock output.
22	PCICLK5	OUT	PCI clock output.
23	~*PCICLK_F/ModeC	I/O	Free running PCI clock not affected by PCI_STOP# / Mode selection latch input pin.
24	~*(PCICLK6)PCI_STOP#	I/O	PCI clock output, this output is activated by the Mode selection pin / Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low.
25	SCLK	IN	Clock pin of I2C circuitry 5V tolerant
26	SDATA	I/O	Data pin for I2C circuitry 5V tolerant
27	GND	PWR	Ground pin.
28	24_48MHz/Sel24_48#*~	I/O	24/48MHz clock output / Latched select input for 24/48MHz output. 0=48MHz, 1 = 24MHz.
29	AVDD48	PWR	Power for 24/48MHz outputs and fixed PLL core, nominal 3.3V
30	GND	PWR	Ground pin.
31	48MHz/FS3**	I/O	Frequency select latch input pin / Fixed 48MHz clock output. 3.3V
32	VDD	PWR	Power supply, nominal 3.3V
33	GND	PWR	Ground pin.
34	GND	PWR	Ground pin.
35	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
36	CPUCLK8C1	OUT	"Complimentary" clocks of differential 3.3V push-pull K8 pair.
37	CPUCLK8T1	OUT	"True" clocks of differential 3.3V push-pull K8 pair.
38	VDDCPU	PWR	Supply for CPU clocks, 3.3V nominal
39	GND	PWR	Ground pin.
40	CPUCLK8C0	OUT	"Complimentary" clocks of differential 3.3V push-pull K8 pair.
41	CPUCLK8T0	OUT	"True" clocks of differential 3.3V push-pull K8 pair.
42	GND	PWR	Ground pin.
43	VDDA	PWR	3.3V power for the PLL core.
44	Reset#	OUT	Real time system reset signal for frequency gear ratio change or watchdog timer timeout. This signal is active low.
45	REF2/FS2*	I/O	14.318 MHz reference clock / Frequency select latch input pin.
46	VDDREF	PWR	Ref. XTAL power supply, nominal 3.3V
47	GND	PWR	Ground pin.
48	REF1/FS1*	I/O	14.318 MHz reference clock / Frequency select latch input pin.

\* Internal Pull-Up Resistor \*\* Internal Pull-Down Resistor ~ This Output has 2X Drive Strength

\*\*\*\* This Output has 2.3X Drive Strength



## General Description

The **ICS950402** is a main system clock solution for desktop designs using the AMD K8 CPU. It provides all necessary clock signals for Clawhammer and Sledgehammer systems.

The **ICS950402** is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I<sup>2</sup>C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.

## Power Groups

Pin Number		Description
AVDD	GND	
2	5	Crystal
29	27, 30	48MHz fixed,
32	33	Fix Analog, Fix Digital
43	42	CPU Master Clock, CPU Analog
VDD	GND	
9	10	PCI33_HT66outputs
16, 19	15, 20	PCI33 outputs
35, 38	34, 39	CPU outputs
46	47	REF

## Mode Functionality Tables

ModeA	ModeB	Pin6	Pin7	Pin8	Pin11
0	0	HTTCLK0	HTTCLK1	HTTCLK2	PCICLK10
0	1	ModeA (Input Only)	HTTCLK1	HTTCLK2	HTTCLK3
1	0	PCICLK7	PCICLK8	PCICLK9	PCICLK10
1	1	ModeA (Input Only)	PCICLK8	PCICLK9	PCICLK10

ModeC	Pin24
0	PCICLK6
1	PCI_STOP#



## General I<sup>2</sup>C serial interface information

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**  
(see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8)**.
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Write Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address D2 <sub>(H)</sub>		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
Data Byte Count = X		
		ACK
Beginning Byte N	X Byte	ACK
○		○
○		○
○		○
Byte N + X - 1		○
		ACK
P	stoP bit	

Index Block Read Operation		
Controller (Host)		ICS (Slave/Receiver)
T	starT bit	
Slave Address D2 <sub>(H)</sub>		
WR	WRite	
		ACK
Beginning Byte = N		
		ACK
RT	Repeat starT	
Slave Address D3 <sub>(H)</sub>		
RD	ReaD	
		ACK
		Data Byte Count = X
ACK		
ACK		Beginning Byte N
○		○
○		○
○		○
		Byte N + X - 1
N	Not acknowledge	
P	stoP bit	



**Table1: Frequency Selection Table**

Bit5	Bit4	Bit3	Bit2	Bit1	CPU	HTT	PCI	VCO
	FS3	FS2	FS1	FS0	MHz	MHz	MHz	MHz
0	0	0	0	0	100.90	67.27	33.63	403.60
0	0	0	0	1	133.90	66.95	33.48	535.60
0	0	0	1	0	168.00	67.20	33.60	672.00
0	0	0	1	1	202.00	67.33	33.67	404.00
0	0	1	0	0	100.20	66.80	33.40	400.80
0	0	1	0	1	133.50	66.75	33.38	534.00
0	0	1	1	0	166.70	66.68	33.34	666.80
0	0	1	1	1	200.40	66.80	33.40	400.80
0	1	0	0	0	150.00	60.00	30.00	600.00
0	1	0	0	1	180.00	60.00	30.00	360.00
0	1	0	1	0	210.00	70.00	35.00	420.00
0	1	0	1	1	240.00	60.00	30.00	480.00
0	1	1	0	0	270.00	67.50	33.75	540.00
0	1	1	0	1	233.33	66.67	33.33	466.66
0	1	1	1	0	266.67	66.67	33.33	533.34
0	1	1	1	1	300.00	75.00	37.50	600.00
1	0	0	0	0	100.00	66.67	33.33	400.00
1	0	0	0	1	133.33	66.67	33.33	533.32
1	0	0	1	0	166.66	66.66	33.33	666.64
1	0	0	1	1	200.00	66.67	33.33	400.00
1	0	1	0	0	103.00	68.67	34.33	412.00
1	0	1	0	1	137.33	68.66	34.33	549.32
1	0	1	1	0	171.66	68.66	34.33	686.64
1	0	1	1	1	206.00	68.67	34.33	412.00
1	1	0	0	0	154.50	61.80	30.90	618.00
1	1	0	0	1	185.40	61.80	30.90	370.80
1	1	0	1	0	216.30	72.10	36.05	432.60
1	1	0	1	1	247.20	61.80	30.90	494.40
1	1	1	0	0	278.10	69.53	34.76	556.20
1	1	1	0	1	240.33	68.67	34.33	480.66
1	1	1	1	0	274.67	68.67	34.33	549.34
1	1	1	1	1	309.00	77.25	38.63	618.00

I<sup>2</sup>C Table: Functionality and Frequency Control Register

Byte 0		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	-	Write Disable S/W Control	RW	Disable	Enable	0
Bit 6	-	-	-	SPREAD Enable	RW	Disable	Enable	0
Bit 5	-	-	-	FS4	RW	See Table1: Frequency Selection Table		0
Bit 4	-	-	-	FS3	RW			0
Bit 3	-	-	-	FS2	RW			0
Bit 2	-	-	-	FS1	RW			0
Bit 1	-	-	-	FS0	RW			0
Bit 0	-	-	-	Write Enable S/W Control	RW	Disable	Enable	0

I<sup>2</sup>C Table: Output Control Register

Byte 1		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	7	7	PCICLK8/HTTCLK1	Output Control	RW	Disable	Enable	1
Bit 6	6	6	PCICLK7/HTTCLK0	Output Control	RW	Disable	Enable	1
Bit 5	22	22	PCICLK5	Output Control	RW	Disable	Enable	1
Bit 4	21	21	PCICLK4	Output Control	RW	Disable	Enable	1
Bit 3	18	18	PCICLK3	Output Control	RW	Disable	Enable	1
Bit 2	17	17	PCICLK2	Output Control	RW	Disable	Enable	1
Bit 1	14	14	PCICLK1	Output Control	RW	Disable	Enable	1
Bit 0	13	13	PCICLK0	Output Control	RW	Disable	Enable	1

I<sup>2</sup>C Table: Output Control Register

Byte 2		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	37/36	37/36	CPUT/C_1	Output Control	RW	Disable	Enable	1
Bit 6	41/40	41/40	CPUT/C_0	Output Control	RW	Disable	Enable	1
Bit 5	45	45	REF2	Output Control	RW	Disable	Enable	1
Bit 4	48	48	REF1	Output Control	RW	Disable	Enable	1
Bit 3	1	1	REF0	Output Control	RW	Disable	Enable	1
Bit 2	28	28	24_48MHz	Output Control	RW	Disable	Enable	1
Bit 1	31	31	48MHz	Output Control	RW	Disable	Enable	1
Bit 0	8	8	PCICLK9/HTTCLK2	Output Control	RW	Disable	Enable	1

I<sup>2</sup>C Table: PCI Free-Run Control Register

Byte 3		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	12	12	PCICLK11	PCI_STOP# Control	RW	Stoppable	Free Run	0
Bit 6	11	11	PCICLK10	PCI_STOP# Control	RW	Stoppable	Free Run	0
Bit 5	22	22	PCICLK5	PCI_STOP# Control	RW	Stoppable	Free run	0
Bit 4	21	21	PCICLK4	PCI_STOP# Control	RW	Stoppable	Free run	0
Bit 3	18	18	PCICLK3	PCI_STOP# Control	RW	Stoppable	Free run	0
Bit 2	17	17	PCICLK2	PCI_STOP# Control	RW	Stoppable	Free run	0
Bit 1	14	14	PCICLK1	PCI_STOP# Control	RW	Stoppable	Free run	0
Bit 0	13	13	PCICLK0	PCI_STOP# Control	RW	Stoppable	Free run	0



**I<sup>2</sup>C Table: Read back and Output Control Register**

Byte 4	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	23	PCICLK_F	Output Control	RW	Disable	Enable	1
Bit 6	12	PCICLK11	Output Control	RW	Disable	Enable	1
Bit 5	-	24_48SEL	-	R	-	-	1
Bit 4	-	FS3	-	R	-	-	1
Bit 3	-	FS2	-	R	-	-	1
Bit 2	-	FS1	-	R	-	-	1
Bit 1	-	FS0	-	R	-	-	1
Bit 0	11	PCICLK10/HTTCLK3	Output Control	RW	Disable	Enable	1

**I<sup>2</sup>C Table: Vendor and Revision ID Register**

Byte 5	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	RW	-	-	0
Bit 6	-	Reserved	Reserved	RW	-	-	0
Bit 5	-	Reserved	Reserved	RW	-	-	0
Bit 4	-	Reserved	Reserved	RW	-	-	0
Bit 3	-	Reserved	Reserved	RW	-	-	0
Bit 2	-	Reserved	Reserved	RW	-	-	0
Bit 1	-	Reserved	Reserved	RW	-	-	0
Bit 0	-	Reserved	Reserved	RW	-	-	1

**I<sup>2</sup>C Table: Byte Count Register**

Byte 6	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	BC7	Writing to this register will configure how many bytes will be read back, default is 0F = 15 bytes.	RW	-	-	0
Bit 6	-	BC6		RW	-	-	0
Bit 5	-	BC5		RW	-	-	0
Bit 4	-	BC4		RW	-	-	0
Bit 3	-	BC3		RW	-	-	1
Bit 2	-	BC2		RW	-	-	1
Bit 1	-	BC1		RW	-	-	1
Bit 0	-	BC0		RW	-	-	1

**I<sup>2</sup>C Table: Output Control Register**

Byte 7	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	RID3	REVISION ID	R	-	-	0
Bit 6	-	RID2		R	-	-	0
Bit 5	-	RID1		R	-	-	0
Bit 4	-	RID0		R	-	-	0
Bit 3	-	VID3	VENDOR ID	R	-	-	0
Bit 2	-	VID2		R	-	-	0
Bit 1	-	VID1		R	-	-	0
Bit 0	-	VID0		R	-	-	1



**I<sup>2</sup>C Table: Output Control Register**

Byte 8	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	RW	-	-	0
Bit 6	-	Reserved	Reserved	RW	-	-	0
Bit 5	-	Reserved	Reserved	RW	-	-	0
Bit 4	-	Reserved	Reserved	RW	-	-	0
Bit 3	-	Reserved	Reserved	RW	-	-	0
Bit 2	-	Reserved	Reserved	RW	-	-	0
Bit 1	-	Reserved	Reserved	RW	-	-	0
Bit 0	-	Reserved	Reserved	RW	-	-	0

**I<sup>2</sup>C Table: Watchdog Timer Register**

Byte 9	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	WD7	These bits represent X*290ms the watchdog timer will wait before it goes to alarm mode. Default is 16 X 290ms =4.64 seconds	RW	-	-	0
Bit 6	-	WD6		RW	-	-	0
Bit 5	-	WD5		RW	-	-	0
Bit 4	-	WD4		RW	-	-	1
Bit 3	-	WD3		RW	-	-	0
Bit 2	-	WD2		RW	-	-	0
Bit 1	-	WD1		RW	-	-	0
Bit 0	-	WD0		RW	-	-	0

**I<sup>2</sup>C Table: VCO Control Select Bit & WD Timer Control Register**

Byte 10	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	M/NEN	M/N Programming Enable	RW	Disable	Enable	0
Bit 6	-	WDEN	Watchdog Enable	RW	Disable	Enable	0
Bit 7	-	WDRB	WD Alarm Status Bit	R	Normal	Alarm	X
Bit 4	-	WD SF4	Writing to these bit will configure the safe frequency as Byte0 bit (5:1)	RW	-	-	0
Bit 3	-	WD SF3		RW	-	-	0
Bit 2	-	WD SF2		RW	-	-	0
Bit 1	-	WD SF1		RW	-	-	0
Bit 0	-	WD SF0		RW	-	-	1

**I<sup>2</sup>C Table: VCO Frequency Control Register**

Byte 11	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	N Div8	N Divider Bit 8	RW	-	-	X
Bit 6	-	M Div6	The decimal representation of M Div (6:0) + 2 is equal to reference divider value. Default at power up = latch-in or Byte 0 Rom table.	RW	-	-	X
Bit 5	-	M Div5		RW	-	-	X
Bit 4	-	M Div4		RW	-	-	X
Bit 3	-	M Div3		RW	-	-	X
Bit 2	-	M Div2		RW	-	-	X
Bit 1	-	M Div1		RW	-	-	X
Bit 0	-	M Div0		RW	-	-	X





I<sup>2</sup>C Table: VCO Frequency Control Register

Byte 12	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	N Div7	The decimal representation of N Div (8:0) + 8 is equal to VCO divider value. Default at power up = latch-in or Byte 0 Rom table.	RW	-	-	X
Bit 6	-	N Div6		RW	-	-	X
Bit 5	-	N Div5		RW	-	-	X
Bit 4	-	N Div4		RW	-	-	X
Bit 3	-	N Div3		RW	-	-	X
Bit 2	-	N Div2		RW	-	-	X
Bit 1	-	N Div1		RW	-	-	X
Bit 0	-	N Div0		RW	-	-	X

I<sup>2</sup>C Table: Spread Spectrum Control Register

Byte 13	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	SSP7	These Spread Spectrum bits will program the spread percentage. It is recommended to use ICS Spread % table for spread programming.	RW	-	-	X
Bit 6	-	SSP6		RW	-	-	X
Bit 5	-	SSP5		RW	-	-	X
Bit 4	-	SSP4		RW	-	-	X
Bit 3	-	SSP3		RW	-	-	X
Bit 2	-	SSP2		RW	-	-	X
Bit 1	-	SSP1		RW	-	-	X
Bit 0	-	SSP0		RW	-	-	X

I<sup>2</sup>C Table: Spread Spectrum Control Register

Byte 14	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	R	-	-	0
Bit 6	-	Reserved	Reserved	R	-	-	0
Bit 5	-	Reserved	Reserved	R	-	-	1
Bit 4	-	SSP12	It is recommended to use ICS Spread % table for spread programming.	RW	-	-	X
Bit 3	-	SSP11		RW	-	-	X
Bit 2	-	SSP10		RW	-	-	X
Bit 1	-	SSP9		RW	-	-	X
Bit 0	-	SSP8		RW	-	-	X

I<sup>2</sup>C Table: Output Divider Control Register

Byte 15	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	PCI / HTTDiv3	PCI(9:7)/HTT(2:0) divider ratio can be configured via these 4 bits individually.	RW	See Table 2: Divider Ratio Combination Table		X
Bit 6	-	PCI / HTTDiv2		RW			X
Bit 5	-	PCI / HTTDiv1		RW			X
Bit 4	-	PCI / HTTDiv0		RW			X
Bit 3	-	CPU Div3	CPU divider ratio can be configured via these 4 bits individually.	RW	See Table 2: Divider Ratio Combination Table		X
Bit 2	-	CPU Div2		RW			X
Bit 1	-	CPU Div1		RW			X
Bit 0	-	CPU Div0		RW			X



**I<sup>2</sup>C Table: Output Divider Control Register**

Byte 16	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	RW	-	-	X
Bit 6	-	Reserved	Reserved	RW	-	-	X
Bit 5	-	Reserved	Reserved	RW	-	-	X
Bit 4	-	Reserved	Reserved	RW	-	-	X
Bit 3	-	PCIDiv3	PCI divider ratio can be configured via these 4 bits individually.	RW	See Table 2: Divider Ratio Combination Table		X
Bit 2	-	PCIDiv2		RW			X
Bit 1	-	PCIDiv1		RW			X
Bit 0	-	PCIDiv0		RW			X

**Table 2: CPU, HTT & PCI Divider Ratio Combination Table**

Divider (1:0)	Divider (3:2)								
	Bit	00		01		10		11	MSB
	00	0000	8	0100	4	1000	8	1100	4
	01	0001	12	0101	6	1001	12	1101	6
	10	0010	20	0110	10	1010	20	1110	10
	11	0011	28	0111	14	1011	28	1111	14
	LSB	Address	Div	Address	Div	Address	Div	Address	Div

**I<sup>2</sup>C Table: Output Divider Control Register**

Byte 17	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	RW	-	-	X
Bit 6	-	Reserved	Reserved	RW	-	-	X
Bit 5	-	HTTINV	HTT Phase Invert	RW	Default	Inverse	X
Bit 4	-	CPUINV	CPU Phase Invert	RW	Default	Inverse	X
Bit 3	-	PCI DIV3	PCI10/HTTCLK3 divider ratio can be configured via these 4 bits	RW	See Table 2: Divider Ratio Combination Table		X
Bit 2	-	PCI DIV2		RW			X
Bit 1	-	PCI DIV1		RW			X
Bit 0	-	PCI DIV0		RW			X

**I<sup>2</sup>C Table: Group Skew Control Register**

Byte 18	Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	Reserved	Reserved	RW	-	-	X
Bit 6	-	Reserved	Reserved	RW	-	-	X
Bit 5	-	Reserved	Reserved	RW	-	-	X
Bit 4	-	Reserved	Reserved	RW	-	-	X
Bit 3	-	Reserved	Reserved	RW	-	-	X
Bit 2	-	Reserved	Reserved	RW	-	-	X
Bit 1	-	Reserved	Reserved	RW	-	-	X
Bit 0	-	Reserved	Reserved	RW	-	-	X



**I<sup>2</sup>C Table: Group Skew Control Register**

Byte 19		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	PCISkw3	CPU-PCI(6:0) Skew Control	RW	See Table 3: 7-Steps Skew Programming Table		0
Bit 6	-	-	PCISkw2		RW			0
Bit 5	-	-	PCISkw1		RW			0
Bit 4	-	-	PCISkw0		RW			0
Bit 3	-	-	PCI/HTTSkw3	CPU-PCI(10:7) / HTT(2:0) Skew Control	RW	See Table 3: 7-Steps Skew Programming Table		0
Bit 2	-	-	PCI/HTTSkw2		RW			0
Bit 1	-	-	PCI/HTTSkw1		RW			0
Bit 0	-	-	PCI/HTTSkw0		RW			0

**Table 3: 7-Steps Skew Programming Table**

7 Step	11	10	01	00	LSB
11	900 ps	750 ps	600 ps	450 ps	
10	N/A	N/A	N/A	300 ps	
01	N/A	N/A	N/A	150 ps	
00	N/A	N/A	N/A	0.0 ps	
MSB					

**I<sup>2</sup>C Table: Group Skew Control Register**

Byte 20		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	Reserved	Reserved	RW	-	-	1
Bit 6	-	-	Reserved	Reserved	RW	-	-	1
Bit 5	-	-	Reserved	Reserved	RW	-	-	1
Bit 4	-	-	Reserved	Reserved	RW	-	-	1
Bit 3	-	-	Reserved	Reserved	RW	-	-	1
Bit 2	-	-	Reserved	Reserved	RW	-	-	1
Bit 1	-	-	Reserved	Reserved	RW	-	-	1
Bit 0	-	-	Reserved	Reserved	RW	-	-	1

**I<sup>2</sup>C Table: Slew Rate Control Register**

Byte 21		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	Reserved	Reserved	RW	-	-	0
Bit 6	-	-	Reserved	Reserved	RW	-	-	0
Bit 5	-	-	Reserved	Reserved	RW	-	-	0
Bit 4	-	-	Reserved	Reserved	RW	-	-	0
Bit 3	-	-	Reserved	Reserved	RW	-	-	0
Bit 2	-	-	GSR_EN	Gearshift Reset Enable	RW	Disable	Enable	0
Bit 1	-	-	ASEL	Async Frequency Select	RW	See Table 4 for Async Freq		0
Bit 0	-	-	AEN	Async Frequency Enable	RW			1


**Table 4: Asynchronous Fix PLL Frequency Select Table**

controlled by Byte 21 bits (1:0)

Byte 21 Bit 1	Byte 21 Bit 0	VCO FREQ	HTT DIV	HTT FREQ	PCI DIV	PCI FREQ	48 DIV	48 FREQ	REF FREQ
0	0	528	8	66	8	33	11	48	14.318
0	1	Main PLL	X	Main PLL	X	Main PLL	X	48	14.318
1	0	528	7	74.4286	7	37.7143	11	48	14.318
1	1	Main PLL	X	Main PLL	X	Main PLL	X	48	14.318

**I<sup>2</sup>C Table: Drive Strength Control Register**

Byte 22		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	PCI10/HTT3 DrCntrl	PCICLK10/HTTCLK3 Drive Strength Control	RW	1X	2X	1
Bit 6	-	-	PCI6Drv	PCICLK6 Drive Strength Control	RW	1X	2X	1
Bit 5	-	-	PCI3Drv	PCICLK3 Drive Strength Control	RW	1.2X	2.3X	1
Bit 4	-	-	PCI2Drv	PCICLK2 Drive Strength Control	RW	1.2X	2.3X	1
Bit 3	-	-	PCIFDrv	PCICLK_F Drive Strength Control	RW	1X	2X	1
Bit 2	-	-	24_48Drv	24_48MHz Drive Strength Control	RW	1X	2X	1
Bit 1	-	-	Reserved	Reserved	RW	-	-	1
Bit 0	-	-	Reserved	Reserved	RW	-	-	1

**I<sup>2</sup>C Table: Slew Rate Control Register**

Byte 23		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	Reserved	Reserved	RW	-	-	X
Bit 6	-	-	Reserved	Reserved	RW	-	-	X
Bit 5	-	-	SDRSIw1	PCICLK(9:7)/HTTCLK	RW	-	-	1
Bit 4	-	-	SDRSIw0	(2:0) Slew Rate Control	RW	-	-	0
Bit 3	-	-	PCISIw1	PCICLK(3:0) Slew Rate Control	RW	-	-	1
Bit 2	-	-	PCISIw0		RW	-	-	0
Bit 1	-	-	PCISIw1	PCICLK(11,8, 6:4) Slew Rate Control	RW	-	-	1
Bit 0	-	-	PCISIw0		RW	-	-	0

**I<sup>2</sup>C Table: Slew Rate Control Register**

Byte 24		Pin #	Name	Control Function	Type	0	1	PWD
Bit 7	-	-	REFSIw1	REF(2:0) Slew Rate	RW	-	-	1
Bit 6	-	-	REFSIw0	Control	RW	-	-	0
Bit 5	-	-	48MSIw1	48MHz Slew Rate	RW	-	-	1
Bit 4	-	-	48MSIw0	Control	RW	-	-	0
Bit 3	-	-	48MSIw1	24_48MHz Slew Rate	RW	-	-	1
Bit 2	-	-	48MSIw0	Control	RW	-	-	0
Bit 1	-	-	Reserved	Reserved	RW	-	-	1
Bit 0	-	-	Reserved	Reserved	RW	-	-	1



### Absolute Maximum Ratings

- Supply Voltage . . . . . 3.8V
- Logic Inputs . . . . . GND –0.5 V to  $V_{DD} + 3.8$  V
- Ambient Operating Temperature . . . . . 0°C to +70°C
- Storage Temperature . . . . . –65°C to +150°C
- ESD Protection . . . . . Input ESD protection using human body model > 1KV

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 3.3$  V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$V_{IL}$		$V_{SS} - 0.3$		0.8	V
Input High Current	$I_{IH}$				5	uA
Input Low Current	$I_{IL1}$		-5			uA
Input Low Current	$V_{IL2}$		-200			uA
Operating Supply Current	$I_{DD3.3OP66}$	Max loads; Select @ 100MHz		171	250	mA
	$I_{DD3.3OP133}$	Max loads; Select @ 133MHz		183		
Power Down	PD				600	uA
Input frequency	$F_i$	$V_{DD} = 3.3$ V	12	14.318	16	MHz
Input Capacitance <sup>1</sup>	$C_{IN}$	Logic Inputs			5	pF
	$C_{INX}$	X1 & X2 pins	27		45	pF
Clk Stabilization <sup>1</sup>	$T_{STAB}$	From $V_{DD} = 3.3$ V to 1% of target frequency			3	ms

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - CPUCLK

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD}=3.3\text{V} \pm 5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$Z_O^1$	$V_O=V_X$		50		$\Omega$
Output High Voltage	$V_{OH2B}$		1		1.2	V
Output Low Voltage	$V_{OL2B}$				0.4	V
Output Low Current	$I_{OL2B}$	$V_{OL} = 0.3 \text{ V}$	18			mA
Duty Cycle <sup>1</sup>	$d_{I2B}^1$	$V_T = 50\%$	45	49	52	%
Jitter, Cycle-to-cycle <sup>1</sup>	$t_{jcy-cyc2B}$	$V_T = V_X$	0	70	200	ps
$V_{DIFF}^{1,2}$	Differential Voltage, measured @ the Hammer test load (single-ended measurement)		0.4	1.9	2.3	V
$\Delta V_{DIFF}^1$	Change in $V_{DIFF\_DC}$ magnitude, measured @ the Hammer test load (single-ended measurement)		-150	80	150	mV
$V_{CM}^{1,2}$	Common Mode Voltage, measured @ the Hammer test load (single-ended measurement)		1.45	1.6	1.85	V
$\Delta V_{CM}^1$	Change in Common Mode Voltage, measured @ the Hammer test load (single-ended measurement)		-200	45	200	mV

Notes:

1 - Guaranteed by design, not 100% tested in production.

2 - Test circuit:  $R_s=15\Omega$ ,  $C_L=5\text{pF}$ ,  $V_{term}=100\Omega$  between CPUT, CPUC



**Electrical Characteristics - PCICLK, PCICK33 / HT66 (33MHz)**

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 30\text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	$I_{OH} = -12\text{ mA}$	2.4			V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 9.0\text{ mA}$			0.4	V
Output High Current	$I_{OH1}$	$V_{OH} = 2.0\text{ V}$			-15	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8\text{ V}$	10			mA
Rise Edge Rate <sup>1</sup>	$t_{r1}$	Measured from 20 - 60%, 1X drive strength	0.9	0.92	4	V/ns
		2X drive strength	1	1.38		
		2.3X drive strength		1.63		
Fall Edge Rate <sup>1</sup>	$t_{f1}$	Measured from 60 - 20%, 1X drive strength	1	1.15	4	V/ns
		2X drive strength		1.93		
		2.3X drive strength		2.19		
Duty Cycle <sup>1</sup>	$d_{t1}$	$V_T = 1.5\text{ V}$	45	51	55	%
Jitter, Cycle-to-Cycle <sup>1</sup>	$t_{cyc-cyc1}$	Measured on rising edge @ 1.5V		140	250	ps
Jitter, Accumulated <sup>1</sup>			-1000	450	1000	ps
Output Impedance	$Z_O$	$V_O = V_X$		265	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - PCICK33 / HT66 (66MHz)**

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 30\text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	$I_{OH} = -12\text{ mA}$	2.4			V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 9.0\text{ mA}$			0.4	V
Output High Current	$I_{OH1}$	$V_{OH} = 2.0\text{ V}$			-15	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8\text{ V}$	10			mA
Rise Edge Rate <sup>1</sup>	$t_{r1}$	Measured from 20 - 60%, 1X drive strength	0.9	0.95	4	V/ns
		2.3X drive strength	1	1.65		
Fall Edge Rate <sup>1</sup>	$t_{f1}$	Measured from 60 - 20%, 1X drive strength	1	1.18	4	V/ns
		2.3X drive strength		2.12		
Duty Cycle <sup>1</sup>	$d_{t1}$	$V_T = 1.5\text{ V}$	45	51	55	%
Jitter, Cycle-to-Cycle <sup>1</sup>	$t_{cyc-cyc1}$	Measured on rising edge @ 1.5V		200	250	ps
Jitter, Accumulated <sup>1</sup>			-1000	450	1000	ps
Output Impedance	$Z_O$	$V_O = V_X$		265	500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - REF

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 20\text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -12\text{ mA}$	2.4			V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9\text{ mA}$			0.4	V
Output High Current	$I_{OH5}$	$V_{OH} = 2.0\text{ V}$			-22	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8\text{ V}$	16			mA
Rise Edge Rate <sup>1</sup>	$t_{r5}$	Measured from 20 - 80%	0.5	1.3	2	V/ns
Fall Edge Rate <sup>1</sup>	$t_{f5}$	Measured from 80 - 20%	0.5	1.5	2	V/ns
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 50\%$	45	54	55	%
Jitter, Cycle-to-Cycle <sup>1</sup>	$t_{jvc-cyc5}^1$	Measured on rising edge @ 1.5V	0	190	1000	ps
Jitter, Accumulated <sup>1</sup>			-1000	100	1000	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - 24MHz, 48MHz

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 20\text{ pF}$  (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -12\text{ mA}$	2.4			V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 9\text{ mA}$			0.4	V
Output High Current	$I_{OH5}$	$V_{OH} = 2.0\text{ V}$			-22	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8\text{ V}$	16			mA
Rise Edge Rate <sup>1</sup>	$t_{r5}$	Measured from 20 - 80%, for 24_48MHz	0.5	2.35	2.5	V/ns
		for 48MHz		1.30	2	
Fall Edge Rate <sup>1</sup>	$t_{f5}$	Measured from 80 - 20%, for 24_48MHz	0.5	3.15	3.5	V/ns
		for 48MHz		1.65	2	
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 50\%$	45	50	55	%
Jitter, Absolute <sup>1</sup>	$t_{jabs5}^1$	$V_T = 1.5\text{ V}$	-1	0.3	1	ns
Jitter, Cycle-to-Cycle <sup>1</sup>	$t_{jvc-cyc5}^1$	$V_T = V_X$ , for 24_48MHz clock	0	200	500	ps
Jitter, Cycle-to-Cycle <sup>1</sup>	$t_{jvc-cyc5}^1$	$V_T = V_X$ , for 48MHz clock	0	260	500	ps
Jitter, Accumulated <sup>1</sup>			-1000	200	1000	ps
Output Impedance	$Z_O$	$V_O = V_X$	20		60	$\Omega$

<sup>1</sup>Guaranteed by design, not 100% tested in production.





## Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-175 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



**6.10 mm. Body, 0.50 mm. Pitch TSSOP  
(240 mil) (20 mil)**

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
a	0°	8°	0°	8°
aaa	--	0.10	--	.004

**VARIATIONS**

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, MO-153


10-0039


## Ordering Information

**ICS950402yGLF-T**

Example:

**ICS XXXX y G LF-T**





300 mil SSOP Package

SYMBOL	In Millimeters COMMON DIMENSIONS		In Inches COMMON DIMENSIONS	
	MIN	MAX	MIN	MAX
A	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
c	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
$\alpha$	0°	8°	0°	8°

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	15.75	16.00	.620	.630

Reference Doc.: JEDEC Publication 95, MO-118  
10-0034

### Ordering Information

ICS950402yFLF-T

Example:

ICS XXXX y F LF-T

