

General Description

The DA7400 is a high-performance, ultra-low-power, stereo hi-fi codec for USB-C[™] and Bluetooth[®] headphone (HP), headset, or hearable applications.

With high-performance playback and record paths, DA7400 is designed for high dynamic range and minimum latency. An integrated, programmable, digital signal processor performs equalization, limiting, mixing, and gain control.

Key Features

- Stereo analog microphone or line input path Integrated low-noise microphone bias with 95 dB dynamic range
- Stereo differential headphone path with 115 dB dynamic range
- JAS Hi-Res AUDIO compatible
- Four-wire digital audio interface with support for I²S, TDM, and other common audio formats:
 - Up to 32 bits per channel
 - Up to 384 kHz sample rate support
- Two stereo PDM inputs for digital microphones

Applications

- Headphones and headsets
- Internet of Things (IoT)

- Flexible DSP supporting mixing, gain, equalization, sidetone, and automatic gain control
- Bypassable asynchronous sample-rate converters
- Programmable fractional-N phase-locked loop (PLL)
- I²C compatible control interface
- WLCSP 32 ball, 3.29 mm x 1.75 mm, 0.4 mm pitch
- Hearables
- Gaming and virtual reality (VR)



NDA Confidential

System Diagram









High Performance Stereo Codec

NDA Confidential

Contents

Ge	neral I	Descriptio	on	1
Ke	y Feat	ures		1
Ар	plicati	ons		1
Sys	stem [Diagram		2
Со	ntents	- 		3
Fig	ures.			7
Tal	oles			8
1			finitions	
2	Block	Diagram	۱	13
_	2.1	•	ummary	
3	Pinou		·	
4	Chara	acteristic	S	17
•	4.1		maximum ratings	
	4.2		iended operating conditions	
	4.3		l characteristics	
		4.3.1	Reference voltages	17
		4.3.2	Input path characteristics	19
		4.3.3	Digital I/O	20
		4.3.4	Automatic level control characteristics	21
		4.3.5	Microphone bias characteristics	21
		4.3.6	Output path characteristics	22
		4.3.7	Phase-locked loop characteristics	24
		4.3.8	Digital audio interface	
		4.3.9	I ² C	26
		4.3.10	System characteristics	27
5	Powe	er and Ref	ferences	29
	5.1	Introduct	ion	29
	5.2	Blockdia	agram	29
	5.3	Digitalsu	ιρply	29
	5.4	Bandgap	voltage	29
	5.5	Main refe	erence voltage	29
6	Contr	ol Interfa	ICE	30
	6.1	Introduct	ion	30
	6.2			
	6.3		chitecture	
		6.3.1	I ² C control interface	
		6.3.2	Interrupt	
7	-	-	ncers	
	7.1		ion	
	7.2			
	7.3	Block arc	chitecture	33

RENESAS

High Performance Stereo Codec

NDA Confidential

	7.4	Device startup sequence	34
	7.5	Device shutdown sequence	34
	7.6	Audio sequencer	34
8	Cloc	king3	35
·	8.1	Introduction	
	8.2	Features	
	8.3	Block diagram	
	8.4	Architecture	
		8.4.1 Power supplies	
	8.5	Phase locked loop	
	0.0	8.5.1 PLL operation	
		8.5.2 PLL in Normal mode (SRM disabled)	
		8.5.3 PLL in Sample Rate Matching mode	
	8.6	Clock generator	
9		o Processing Unit	
3	9.1	Introduction	
	9.2	Features	
	9.3	Block diagram	
	9.4	Block architecture	
	0.4	9.4.1 Input signals	
		9.4.2 Output signals	
	9.5	DSP subsystem	
	0.0	9.5.1 DSP program switching	
	9.6	SRAM subsystem	
10		t Path	
	10.1	Introduction4	
		Features	
	10.3	Block diagram	
	10.4	Block architecture	
		10.4.1 Input path supplies	
	10.5	· · · · · · · · · · · · · · · · · · ·	•••
		Microphone bias	45
		Microphone bias	
	10.6 10.7	Microphone amplifier4	45
	10.6 10.7	Microphone amplifier	45 45
	10.6 10.7 10.8	Microphone amplifier	45 45 45
	10.6 10.7 10.8 10.9	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4	45 45 45 46
11	10.6 10.7 10.8 10.9 10.10	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4	45 45 45 46 46
11	10.6 10.7 10.8 10.9 10.10	Microphone amplifier	45 45 46 46 4 6
11	10.6 10.7 10.8 10.9 10.10 Outp	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4	45 45 46 46 4 7
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4 Introduction 4	45 45 46 46 46 47 47
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 D High-pass filter 4 Introduction 4 Features 4	45 45 46 46 47 47 47
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2 11.3	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4 Introduction 4 Block diagram 4	45 45 46 46 47 47 47 47
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2 11.3	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4 Introduction 4 Block diagram 4 Output path architecture 4	45 45 45 46 46 47 47 47 47
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2 11.3 11.4	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 O High-pass filter 4 Introduction 4 Features 4 Block diagram 4 Output path architecture 4 11.4.1 Output path power supplies 4	45 45 46 46 47 47 47 47 48 48
11	10.6 10.7 10.8 10.9 10.10 Outp 11.1 11.2 11.3 11.4 11.5 11.6	Microphone amplifier 4 Analog-to-digital converter 4 Input filters 4 Automatic level control 4 D High-pass filter 4 Introduction 4 Introduction 4 Block diagram 4 Output path architecture 4 Output filters 4	45 45 46 46 47 47 47 47 48 48 48

RENESAS

High Performance Stereo Codec

NDA Confidential

	11.8	Headpho	one charge pump	48
12	Digita	al Audio I	Interface	49
	12.1	Introduct	tion	49
	12.2	Features	5	49
	12.3	Block dia	ag ram	49
		12.3.1	Block architecture	49
	12.4	DAIfunc	tional description	
		12.4.1	Master or Slave mode	
		12.4.2	DAI channels	51
		12.4.3	Time division multiplexing mode	
	12.5	Sample	rate converter	
13	Digita	al Microp	hones Interface	55
	13.1	-	tion	
	13.2		S	
	13.3		agram	
	13.4		chitecture	
	13.5		l interface	
	10.0	13.5.1	Sampling DMIC data	
	13.6		uter	
14	-		ntor	
	14.1		tion	
	14.2		agram	
	14.3		chitecture	
		14.3.1	Tone generator	
		14.3.2	Noise generator	
15	-	-		
	15.1	Overview	N	
		15.1.1	Set switching	60
		15.1.2		
			Programming model	
		15.1.3	Programming model Default values	
	15.2	15.1.3		61
	15.2	15.1.3	Default values	61 61
	15.2	15.1.3 Sequenc	Default values	61 61 62
	15.2	15.1.3 Sequenc 15.2.1	Default values cer Set programming	61 61 62 62
	15.2 15.3	15.1.3 Sequend 15.2.1 15.2.2 15.2.3	Default values cer Set programming Shared sequencer registers	61 61 62 62 63
		15.1.3 Sequend 15.2.1 15.2.2 15.2.3	Default values cer Set programming Shared sequencer registers Sequencer status monitoring	61 62 62 63 63
		15.1.3 Sequend 15.2.1 15.2.2 15.2.3 Clocking	Default values cer Set programming Shared sequencer registers Sequencer status monitoring	61 62 62 63 63 63
		15.1.3 Sequenc 15.2.1 15.2.2 15.2.3 Clocking 15.3.1	Default values cer Set programming Shared sequencer registers Sequencer status monitoring Selecting the PLL input clock	
		15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2	Default values cer Set programming Shared sequencer registers Sequencer status monitoring Selecting the PLL input clock Configuring the input divider	
		15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3	Default values cer Set programming Shared sequencer registers Sequencer status monitoring Selecting the PLL input clock Configuring the input divider Programming the feedback divider	
		15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3 15.3.4	Default values cer Set programming Shared sequencer registers Sequencer status monitoring Selecting the PLL input clock Configuring the input divider Programming the feedback divider Enabling sample rate matching	
		15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6	Default values Ser	
	15.3	15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6	Default values cer	
	15.3	15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 Audio pre	Default values cer Set programming Shared sequencer registers Sequencer status monitoring Selecting the PLL input clock Configuring the input divider Programming the feedback divider Enabling sample rate matching PLL status monitoring PLL calculation example processing unit	
	15.3	15.1.3 Sequence 15.2.1 15.2.2 15.2.3 Clocking 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 Audio pro 15.4.1	Default values Ser	

RENESAS

High Performance Stereo Codec

NDA Confidential

		15.4.4	DSP status monitoring	. 65
		15.4.5	DSP programs	.65
	15.5	Input pat	h	. 65
		15.5.1	Input filters selection	. 65
		15.5.2	Gain control	.65
		15.5.3	High-pass filter	.66
		15.5.4	Automatic level control setup	.66
		15.5.5	Level detect	.67
	15.6	Output p	ath	.67
		15.6.1	Fixed gain	. 67
		15.6.2	High-pass filter	.67
		15.6.3	Headphone charge pump	.67
	15.7	Digital au	udio interface	.68
		15.7.1	Configuring the DAI	.68
		15.7.2	DAI channel selection	.69
		15.7.3	Sample rate converter	.69
	15.8	Digital m	icrophone interface programming	. 69
		15.8.1	DMIC input enable	. 69
	15.9	DMIC clo	ock frequency selection	.70
		15.9.1	DMIC data sampling point	.70
		15.9.2	DMIC router configuration	.70
	15.10	Signal ge	enerator	.70
		15.10.1	Tone generator	.70
			5	
			Noise generator	.71
16	Regis	15.10.2	-	
16	Regis 16.1	15.10.2 ster Defin	Noise generator	.72
16	-	15.10.2 s ter Defin Register	Noise generator	.72 .72
16	16.1	15.10.2 s ter Defin Register	Noise generator itions map	.72 .72 .86
16	16.1	15.10.2 ster Defin Register Register	Noise generator itions map descriptions	.72 .72 .86 .86
16	16.1	15.10.2 ster Defin Register Register 16.2.1	Noise generator itions map descriptions Sequencer	.72 .72 .86 .86 .94
16	16.1	15.10.2 ster Defin Register Register 16.2.1 16.2.2	Noise generator itions	.72 .86 .86 .94 .96
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3	Noise generator itions	.72 .86 .86 .94 .96 .99
16	16.1	15.10.2 Ster Defin Register Register 16.2.1 16.2.2 16.2.3 16.2.4	Noise generator itions	.72 .86 .86 .94 .96 .99 .99
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5	Noise generator itions	.72 .86 .86 .94 .96 .99 .99
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6	Noise generator itions	.72 .86 .94 .99 .99 .99 .99 106
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7	Noise generator itions	.72 .86 .94 .96 .99 .99 .99 .99 106 116
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8	Noise generator itions	.72 .86 .86 .94 .99 .99 .99 106 116
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9	Noise generator itions	.72 .86 .86 .94 .99 .99 .99 106 116 117
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11	Noise generator itions	.72 .86 .86 .94 .99 .99 .99 106 116 117 118
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12	Noise generator itions	.72 .86 .86 .94 .99 .99 .99 106 116 117 118 120
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12 16.2.13	Noise generator itions	.72 .86 .86 .94 .99 .99 .99 106 116 117 118 120 122
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12 16.2.13 16.2.14	Noise generator itions	.72 .86 .94 .99 .99 .99 106 116 117 118 120 122 126
16	16.1	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12 16.2.13 16.2.14 16.2.15	Noise generator itions	.72 .86 .94 .99 .99 .99 106 116 117 118 120 122 126 128
	16.1 16.2	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12 16.2.13 16.2.14 16.2.15 16.2.16	Noise generator. itions. map. descriptions. Sequencer. DAI. DAI ADC channel configuration. SRC - RX. SRC - TX. DMIC interface. Input filters. Output filters. Output filters. Headphone charge pump. Clocking and reset. PLL/SRM. PLL/SRM interrupt handling. PRBS signal generator. Sine wave signal generator. Analog peripherals.	.72 .86 .94 .99 .99 .99 106 116 117 118 120 122 126 130
	16.1 16.2 Packa	15.10.2 Ster Defin Register 16.2.1 16.2.2 16.2.3 16.2.4 16.2.5 16.2.6 16.2.7 16.2.8 16.2.9 16.2.10 16.2.11 16.2.12 16.2.13 16.2.14 16.2.15 16.2.16 age Infor	Noise generator. itions	.72 .86 .94 .99 .99 .99 106 116 117 118 120 122 126 128 130 135



High Performance Stereo Codec

NDA Confidential

	17.2	Moisture sensitivity level	136
	17.3	WLCSP handling.	136
	17.4	Soldering information	136
18	Orde	ring Information	137
19	Appli	cation Information	137
20	Layo	ut Guidelines	138
	20.1	WLCSP	138

Figures

Figure 1. System diagram	2
Figure 2. Block diagram	
Figure 3. WLCSP pinout diagram (top view)	
Figure 4. References block diagram	29
Figure 5. I ² C control interface bus	
Figure 6. I ² C start and stop conditions	31
Figure 7. I ² C byte write (SDA line)	
Figure 8. I ² C page write (SDA line)	
Figure 9. Examples of the I ² C byte read (SDA line)	32
Figure 10. Examples of I ² C page read (SDA line)	
Figure 11. System sequencer	
Figure 12. Clocking block diagram	
Figure 13. PLL block diagram	
Figure 14. Clock generator block diagram	
Figure 15. APU block dependencies	
Figure 16. APU signal path diagram	
Figure 17. DSP connections	
Figure 18. Input path block diagram	
Figure 19. Analog microphone connection.	40 46
Figure 20. ALC operation and parameters	
Figure 21. Output path block diagram	
Figure 22. DAI block diagram	
Figure 23. Master mode	
Figure 24. Slave mode	
Figure 25. I ² S format	
Figure 26. DSP format.	
Figure 27. Left-justified format	
Figure 28. Right-justified format	
Figure 29. TDM configuration	53
Figure 30. Two devices in LJF with TDM mode activE	
Figure 31. One device in DSP mode with offset from TDM mode	
Figure 32. SRC block diagram	54
Figure 33. DMIC interface block diagram	55
Figure 34. DMIC interface timing and sampling points	56
Figure 35. DA7400 DMIC interface router.	
Figure 36. Signal generator block diagram	
Figure 37. Set switching	
Figure 38. Configuring a new set	
Figure 39. Gain change thresholds and attack, hold, and decay times	66
Figure 40: WLCSP32 package outline diagram1	35
Figure 41. DA7400 external components diagram1	37
Figure 42. DA7400 WLCSP PCB layout1	38

Datasheet



NDA Confidential

Tables

Table 1: Pin description	.15
Table 2: Pin Type Definition	.16
Table 3: Absolute maximum ratings	
Table 4: Recommended operating conditions	.17
Table 5: Bandgap	.17
Table 6: VREF	
Table 7: LDO	.18
Table 8: Input Path	
Table 9: Input Filters	
Table 10: Digital IO Characteristics	.20
Table 11: Automatic Level Control.	.21
Table 12: Microphone Bias	
Table 13: Output Path	
Table 14: Output Filters	
Table 15: Phase-Locked Loop	.24
Table 16: Digital Audio Interface	.25
Table 17: I2Č	
Table 18: System Latency	
Table 19: DA7400 System Power Consumption	
Table 20: PLL output clock frequencies	
Table 21: APU inputs	
Table 22: APU outputs	
Table 23: Memory map	
Table 24: DAI pins and signals	
Table 25: Register Map	.72
Table 26: SEQ_CHIP_ID_HI (0x0200)	
Table 27: SEQ_CHIP_ID_LO (0x0201)	
Table 28: SEQ_CHIP_VAR (0x0202)	
Table 29: SEQ_CHIP_REV (0x0203)	.86
Table 30: SEQ_INPUT_PATH_SET0 (0x0206)	
Table 31: SEQ_OUTPUT_PATH_SET0 (0x0207)	
Table 32: SEQ_DSP_CONFIG_SET0 (0x0208)	
Table 33: SEQ_PERF_MODE_SET0 (0x020A)	
Table 34: SEQ_MICBIAS_CONFIG_SET0 (0x020B)	
Table 35: SEQ PCM CONFIG SET0 (0x020C)	88
Table 36: SEQ_APPLY_CONFIG_SET0 (0x020D)	
Table 37: SEQ_INPUT_PATH_SET1 (0x020E)	
Table 38: SEQ_OUTPUT_PATH_SET1 (0x020F)	89
Table 39: SEQ_DSP_CONFIG_SET1 (0x0210)	
Table 40: SEQ_PERF_MODE_SET1 (0x0212)	.00
Table 41: SEQ_MICBIAS_CONFIG_SET1 (0x0213)	.90
Table 42: SEQ_PCM_CONFIG_SET1 (0x0214)	90
Table 43: SEQ_APPLY_CONFIG_SET1 (0x0215)	90
Table 44: SEQ_MODE_CTRL_STATUS (0x0216)	90
Table 45: SEQ_MICBIAS_VOLTAGE (0x0217)	.00 Q1
Table 46: SEQ_SR_CONFIG (0x0218)	
Table 47: SEQ_STATUS_RO (0x0219)	
Table 48: SEQ_MAIN_SM_STATE (0x0219)	01
Table 49: SEQ_MIC_MUTE_CTRL (0x021C)	94
Table 50: DAI_MODE (0x0301)	
Table 50: DAI_MODE (0x0301) Table 51: DAI_SLOT_CNT (0x0302)	95
Table 52: DAI_CONFIG (0x0305)	

Datasheet

RENESAS

High Performance Stereo Codec

NDA Confidential

Table 53: DAI, W. LEN (0x0306)		
Table 65 DAI, OFFSET, MSB (0x0309). 96 Table 65 DAI, OFFSET, LSB (0x030A). 96 Table 57, DAI, ADC1, CH (0x030C). 97 Table 58, DAI, ADC2, CH (0x030C). 97 Table 50, DAI, ADC3, CH (0x030C). 97 Table 51, DAI, ADC3, CH (0x030C). 97 Table 62, DAI, ADC3, CH (0x030F). 97 Table 62, DAI, ADC5, CH (0x0310). 97 Table 62, DAI, ADC5, CH (0x031C). 98 Table 64, DAI, DAC4, CH (0x031E). 98 Table 65, DAI, DAC3, CH (0x031F). 98 Table 66, DAI, DAC4, CH (0x031F). 98 Table 66, DAI, DAC4, CH (0x031F). 98 Table 67, DAI, DAC5, CH (0x031F). 98 Table 67, DAI, DAC5, CH (0x031F). 98 Table 68, SRCPX, OSR, IN (0x0416). 99 Table 71, DMIC, AO, EN (0x0600). 99 Table 72, DMIC, AJ, EN (0x0600). 90 Table 73, DMIC, BO, EN (0x0602). 100 Table 75, DMIC, CA, EN (0x0600). 100 Table 75, DMIC, CA, EN (0x0600). 100 Table 76, DMIC, CO, EN (0x0602). 100 Table 77, DMIC, AB, CLK, FREQ, SEL (0x06	Table 53: DAI_W_LEN (0x0306)	95
Table 66: DAI_OFESET_LSB (0x030A) 96 Table 57: DAI_ADC1_CH (0x030B) 97 Table 58: DAI_ADC2_CH (0x030C) 97 Table 69: DAI_ADC3_CH (0x030D) 97 Table 61: DAI_ADC4_CH (0x030D) 97 Table 62: DAI_ADC5_CH (0x030F) 97 Table 63: DAI_ADC4_CH (0x031D) 97 Table 64: DAI_ADC5_CH (0x031E) 98 Table 65: DAI_DAC2_CH (0x031E) 98 Table 65: DAI_DAC3_CH (0x031E) 98 Table 66: DAI_DAC3_CH (0x031E) 98 Table 67: DAI_DAC3_CH (0x031E) 98 Table 67: DAI_DAC3_CH (0x0518) 99 Table 70: SRCTX_OSR_UN (0x0416) 99 Table 71: DMIC_AD_EN (0x0601) 100 Table 72: DMIC_AI_EN (0x0603) 100 Table 74: DMIC_B_I_EN (0x0603) 100 Table 75: DMIC_CO_EN (0x0604) 100 Table 76: DMIC_CC_LK_REQ_SEL (0x0606) 101 Table 77: DMIC_AB_CLK_REQ_SEL (0x0606) 101 Table 78: DMIC_CC_LK_SAMP_PH (0x0609) 102		
Table 57: DAI, ADC1, CH (0x0300)		
Table 58: DAI_ADC2_CH (0x030C) 97 Table 50: DAI_ADC4_CH (0x030E) 97 Table 60: DAI_ADC4_CH (0x030E) 97 Table 61: DAI_ADC5_CH (0x030E) 97 Table 62: DAI_ADC6_CH (0x031E) 97 Table 63: DAI_ADC6_CH (0x031E) 98 Table 64: DAI_ADC6_CH (0x031E) 98 Table 65: DAI_DAC5_CH (0x031E) 98 Table 66: DAI_DAC6_CH (0x031E) 98 Table 66: DAI_DAC5_CH (0x031E) 99 Table 67: SRCTX_OSR_UN (0x0416) 99 Table 70: SRCTX_OSR_UN (0x0503) 99 Table 71: DMIC_AO_EN (0x0600) 100 Table 72: DMIC_CALEN (0x0603) 100 Table 73: DMIC_B 0_EN (0x0602) 100 Table 74: DMIC_CALE_KREQ_SEL (0x0606) 101 Table 75: DMIC_CALE_KAMP_PH (0x0603) 100 Table 76: DMIC_CCALK_SAMP_PH (0x0603) 102 Table 77: DMIC_ACLK_SAMP_PH (0x0603) 102 Table 76: DMIC_CCALK_SAMP_PH (0x0603) 102 Table 77: DMIC_CALK_SAMP_PH (0x0603) 102		
Table 52: DAI_ADC3_CH (bx030D) 97 Table 63: DAI_ADC4_CH (bx030D) 97 Table 61: DAI_ADC5_CH (bx030F) 97 Table 62: DAI_ADC6_CH (bx030F) 97 Table 62: DAI_ADC6_CH (bx031D) 98 Table 64: DAI_DAC1_CH (bx031E) 98 Table 65: DAI_DAC3_CH (bx031C) 98 Table 66: DAI_DAC4_CH (bx031F) 98 Table 66: DAI_DAC4_CH (bx031F) 98 Table 67: SAI_DAC4_CH (bx031F) 98 Table 67: SRCRX_OSR_IN (bx0416) 99 Table 77: DMIC_AO_EN (bx0600) 99 Table 78: DMIC_AI_EN (bx0600) 99 Table 78: DMIC_AI_EN (bx0603) 100 Table 78: DMIC_CB_EN (bx0603) 100 Table 78: DMIC_C C_LEN (bx0605) 101 Table 78: DMIC_C C_LEN (bx0605) 101 Table 78: DMIC_C C_LEN (bx0605) 101 Table 78: DMIC_C C_LEN (bx0605) 102 Table 78: DMIC_C C_LEN (bx0606) 102 Table 8		
Table 60: DAI_ADC4_CH (0x030F).		
Table 61: DAI_ADC5_CH (0x030F).	Table 59: DAI_ADC3_CH (0x030D)	97
Table 62: DAI_ACC6_CH (0x0310)	Table 60: DAI_ADC4_CH (0x030E)	97
Table 63: DAL_DAC1_CH (0x031B). 98 Table 64: DAL_DAC3_CH (0x031C). 98 Table 65: DAL_DAC3_CH (0x031D). 98 Table 65: DAL_DAC3_CH (0x031E). 98 Table 66: DAL_DAC6_CH (0x031F). 98 Table 67: DAL_DAC5_CH (0x031F). 98 Table 67: DAL_DAC6_CH (0x0320). 98 Table 70: SRCTX_OSR_UN (0x0416). 99 Table 71: DMIC_AO_EN (0x060). 99 Table 72: DMIC_A1_EN (0x060). 99 Table 73: DMIC_B0_EN (0x0603). 100 Table 74: DMIC_B1_EN (0x0603). 100 Table 75: DMIC_C1_EN (0x0606). 100 Table 76: DMIC_C1_EN (0x0606). 100 Table 76: DMIC_C1_EN (0x0606). 101 Table 78: DMIC_C_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0608). 101 Table 80: DMIC_FC1_ESL (0x0607). 101 Table 82: DMIC_FG1_SEL (0x0606). 102 Table 83: DMIC_FF1_SEL (0x0606). 102 Table 84: DMIC_FF1_SEL (0x060C). 103 Table 83: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FF1_SEL (0x060C). 103 Table 85: DMIC_FG1_SEL (0x060C). 103		
Table 64: DAI_DAC2_CH (0x031C) 98 Table 65: DAI_DAC3_CH (0x031E) 98 Table 66: DAI_DAC4_CH (0x031E) 98 Table 66: DAI_DAC5_CH (0x031E) 98 Table 68: DAI_DAC6_CH (0x031E) 98 Table 69: SRCRX_OSR_IN (0x0416) 99 Table 70: SRCTX_OSR_OUT (0x0518) 99 Table 71: DMIC_A0_EN (0x0600) 99 Table 72: DMIC_A1_EN (0x0601) 100 Table 73: DMIC_B0_EN (0x0602) 100 Table 74: DMIC_B1_EN (0x0603) 100 Table 75: DMIC_C C1EN (0x0604) 100 Table 76: DMIC_C C2 EN (0x0605) 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606) 101 Table 78: DMIC_C C1LK SAMP_PH (0x0608) 101 Table 78: DMIC_C CLK SAMP_PH (0x0608) 102 Table 80: DMIC_FF1_SEL (0x060C) 103 Table 80: DMIC_FF1_SEL (0x060C) 103 Table 81: DMIC_FF1_SEL (0x060C) 103 Table 82: DMIC_TK1_SEL (0x060C) 103 Table 83: DMIC_TK1_SEL (0x060C) 103 Table 84: NPS_PATH_DATA_SEL (0x0700) 106 Table 84: NPS_PATH_DATA_SEL (0x0700) 106 Table 83: NPS_ANLOG_GAIN_CH0 (0x0702) <		
Table 65: DAL DAC3_CH (0x031E). 98 Table 67: DAL DAC5_CH (0x031F). 98 Table 67: DAL DAC5_CH (0x0321F). 98 Table 68: DAL DAC6_CH (0x0320) 99 Table 70: SRCTX_OSR_OUT (0x0518). 99 Table 71: DMIC_A0_EN (0x0600). 99 Table 72: DMIC_A1_EN (0x0600). 100 Table 73: DMIC_B0_EN (0x0602). 100 Table 75: DMIC_CO_EN (0x0603). 100 Table 76: DMIC_CO_EN (0x0604). 100 Table 76: DMIC_CO_EN (0x0605). 100 Table 76: DMIC_CO_EN (0x0605). 101 Table 76: DMIC_CO_EN (0x0606). 101 Table 78: DMIC_A_BCLK_FREQ_SEL (0x0607). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0608). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0608). 102 Table 81: DMIC_FC_SEL (0x060C). 103 Table 82: DMIC_FF1_SEL (0x060C). 103 Table 83: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FF0_SEL (0x060F). 104 Table 85: DMIC_FF1_SEL (0x060C). 103 Table 86: DMIC_FF1_SEL (0x060F). 104 Table 86: DMIC_FF1_SEL (0x060F). 104 Table 86: DMIC_FF1_SEL (0x060F).		
Table 66: DAL DAC4_CH (0x031E). 98 Table 68: DAL DAC5_CH (0x031F). 98 Table 60: SRCRX_OSR_IN (0x0416). 99 Table 71: DMIC_A0_EN (0x060). 99 Table 71: DMIC_A0_EN (0x060). 99 Table 72: DMIC_A1_EN (0x060). 99 Table 73: DMIC_B0_EN (0x0600). 99 Table 74: DMIC_B1 EN (0x0603). 100 Table 75: DMIC_C1_EN (0x0603). 100 Table 75: DMIC_C1 EN (0x0603). 100 Table 75: DMIC_C4 EN (0x0606). 101 Table 75: DMIC_C4 EN (0x0606). 101 Table 75: DMIC_C4 CLK_SAMP_PH (0x0608). 101 Table 76: DMIC_C1 EN (0x0606). 101 Table 80: DMIC_FFO_SEL (0x0607). 101 Table 82: DMIC_FFO_SEL (0x0607). 102 Table 83: DMIC_FFI_SEL (0x0606). 102 Table 84: DMIC_FB1_SEL (0x0606). 103 Table 85: DMIC_FR1_SEL (0x0606). 103 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 88: INPS_PATH_DATA_SEL (0x0701). 106 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 83: INPS_PATH_DATA_SEL (0x0701). 106 Table 83: INPS_PATH_DATA_SEL (0x0701).	Table 64: DAI_DAC2_CH (0x031C)	98
Table 67: DAI DAC5_CH (0x0317). 98 Table 68: DAI DAC6_CH (0x0320). 99 Table 70: SRCTX_OSR_IN (0x0416). 99 Table 71: DMIC_A0_EN (0x0600). 99 Table 72: DMIC_A1_EN (0x0600). 99 Table 73: DMIC_B0_EN (0x0600). 99 Table 73: DMIC_B1_EN (0x0601). 100 Table 74: DMIC_B1_EN (0x0603). 100 Table 75: DMIC_C1_EN (0x0603). 100 Table 76: DMIC_C1_EN (0x0605). 101 Table 77: DMIC_A2_CLK, FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK, FREQ_SEL (0x0607). 101 Table 79: DMIC_A_CLK, SAMP_PH (0x0609). 102 Table 81: DMIC_C_CLK, SAMP_PH (0x0609). 102 Table 82: DMIC_FFO_SEL (0x0600). 102 Table 82: DMIC_FFO_SEL (0x0600). 103 Table 84: DMIC_FBO_SEL (0x0600). 103 Table 84: DMIC_FBO_SEL (0x0600). 104 Table 85: DMIC_TK1_SEL (0x0600). 104 Table 84: DMIC_TK1_SEL (0x0600). 104 Table 84: DMIC_TK1_SEL (0x0600). 104 Table 84: INPS_AHPF_FILTER_CONFIG (0x0701). 106 Table 84: INPS_AHPF_FILTER_CONFIG (0x0701). 106 Table		
Table 68: DAI DAC6_CH (xx0320). 98 Table 69: SRCRX_OSR_IN (0x0416). 99 Table 70: SRCTX_OSR_OUT (0x0518). 99 Table 72: DMIC_A1_EN (0x0600). 99 Table 72: DMIC_B1_EN (0x0601). 100 Table 73: DMIC_B0_EN (0x0603). 100 Table 74: DMIC_C1_EN (0x0603). 100 Table 75: DMIC_C0_EN (0x0604). 100 Table 75: DMIC_C1_EN (0x0605). 100 Table 76: DMIC_C_CLK_FREQ_SEL (0x0606). 101 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0603). 101 Table 80: DMIC_B_CLK_SAMP_PH (0x0603). 102 Table 81: DMIC_CC_CLK_SAMP_PH (0x0603). 102 Table 82: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FB1_SEL (0x060C). 103 Table 84: DMIC_FB1_SEL (0x060C). 104 Table 84: DMIC_FB1_SEL (0x060C). 106 Table 84: INPS_ANLO		
Table 60: SRCRX_OSR_IN (0x0416) 99 Table 71: DMIC_A0_EN (0x0601) 99 Table 72: DMIC_A1_EN (0x0601) 100 Table 73: DMIC_B0_EN (0x0602) 100 Table 74: DMIC_B1_EN (0x0603) 100 Table 75: DMIC_C0_EN (0x0604) 100 Table 76: DMIC_C1_EN (0x0605) 100 Table 76: DMIC_C1_EN (0x0605) 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606) 101 Table 78: DMIC_C_CLK, SAMP_PH (0x0608) 101 Table 80: DMIC_B_CLK_SAMP_PH (0x0609) 102 Table 81: DMIC_C_CLK_SAMP_PH (0x0608) 101 Table 82: DMIC_FFO_SEL (0x0607) 103 Table 83: DMIC_FF1_SEL (0x0600) 103 Table 84: DMIC_FR0_SEL (0x0600) 103 Table 85: DMIC_FR0_SEL (0x0600) 103 Table 86: DMIC_TK1_SEL (0x0600) 104 Table 86: DMIC_TK1_SEL (0x0600) 104 Table 87: DMIC_G_GAIN_CH0 (0x0702) 106 Table 80: INPS_AHPF_FLTER_CONFIG (0x0701) 106 Table 90: INPS_ANLOG_GAIN_CH0 (0x0702) 106 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0705) 108 Table 93: INPS_ALC_ATTACK_RELEASE (0x0706) 108 Table 94:		
Table 70: SRCTX_OSR_OUT (0x0518)		
Table 71: DMIC_A0_EN (0x060)		
Table 72: DMIC_A1_EN (0x0601). 100 Table 73: DMIC_B0_EN (0x0602). 100 Table 74: DMIC_B1_EN (0x0603). 100 Table 75: DMIC_C0_EN (0x0603). 100 Table 76: DMIC_C1_EN (0x0605). 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0607). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0608). 101 Table 81: DMIC_C_CLK_SAMP_PH (0x0608). 102 Table 82: DMIC_FF0_SEL (0x0606). 102 Table 83: DMIC_FF1_SEL (0x0606). 102 Table 84: DMIC_FB0_SEL (0x0607). 103 Table 85: DMIC_FF1_SEL (0x0607). 103 Table 85: DMIC_FF1_SEL (0x0607). 104 Table 85: DMIC_FK1_SEL (0x0607). 104 Table 85: DMIC_FK1_SEL (0x0607). 104 Table 85: DMIC_TK1_SEL (0x0607). 104 Table 85: DMIC_TK1_SEL (0x0607). 104 Table 88: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703). 107 Table 92: INPS_ANALOG_GAIN_CH1 (0x0705). 108 Table 94: INPS_DIGITAL_GAIN_CH0 (0x0704). 107 Table 95: INPS_ALC_ATTACK_RELEASE (0x070F). 109		
Table 73: DMIC_B0_EN (0x0602). 100 Table 74: DMIC_G1_EN (0x0603). 100 Table 75: DMIC_C0_EN (0x0604). 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_LK_FREQ_SEL (0x0607). 101 Table 80: DMIC_A_CLK_SAMP_PH (0x0608). 101 Table 80: DMIC_C_CLK_SAMP_PH (0x0609). 102 Table 81: DMIC_C_CLK_SAMP_PH (0x0609). 102 Table 83: DMIC_FFO_SEL (0x060C). 103 Table 83: DMIC_FFI_SEL (0x060C). 103 Table 84: DMIC_FFI_SEL (0x060C). 103 Table 85: DMIC_FFI_SEL (0x060C). 104 Table 85: DMIC_FFI_SEL (0x060F). 104 Table 85: DMIC_TKI_SEL (0x060F). 104 Table 85: DMIC_TKI_SEL (0x060F). 104 Table 85: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 80: INPS_ANALOG_GAIN_CH1 (0x0703). 106 Table 91: INPS_ANALOG_GAIN_CH0 (0x0704). 107 Table 93: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 93: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 94: INPS_ALC_GAIN_CH0 (0x0705). 108 Table 95: INPS_ALC_ATTACK_RELEASE (0x0706). 108 Table 94: INPS_ALC_ATTACK_RELEASE (0x07		
Table 74: DMIC_B1_EN (%x6603). 100 Table 75: DMIC_C0_EN (0x0604). 100 Table 76: DMIC_C1_EN (0x0605). 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK_SAMP_PH (0x0603). 101 Table 81: DMIC_B_CLK_SAMP_PH (0x0609). 102 Table 82: DMIC_FFO_SEL (0x060C). 102 Table 82: DMIC_FFO_SEL (0x060C). 102 Table 83: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FB0_SEL (0x060F). 103 Table 85: DMIC_FT4_SEL (0x060F). 104 Table 83: DMIC_FT4_SEL (0x060F). 104 Table 83: INPS_PATH_DATA_SEL (0x0700). 106 Table 83: INPS_PATH_DATA_SEL (0x0701). 106 Table 93: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 93: INPS_DIGITAL_GAIN_CH0 (0x0704). 107 Table 93: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 94: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 95: INPS_ALC_ENABLE (0x0700). 108 Table 94: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 95: INPS_ALC_ENABLE (0x07070). 106 Table 94: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 95: INPS_ALC_MANLERANLERASE (0x		
Table 75: DMIC_C0_EN (0x0604). 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0607). 101 Table 77: DMIC_A_CLK_SAMP_PH (0x0608). 101 Table 80: DMIC_C_CLK_SAMP_PH (0x0609). 102 Table 81: DMIC_C_CLK_SAMP_PH (0x0609). 102 Table 82: DMIC_FF0_SEL (0x060B). 102 Table 83: DMIC_FF1_SEL (0x060B). 102 Table 84: DMIC_FB0_SEL (0x060C). 103 Table 85: DMIC_FB1_SEL (0x060C). 103 Table 86: DMIC_FB1_SEL (0x060F). 104 Table 87: DMIC_TK1_SEL (0x0601). 104 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 89: INPS_HPF_FILTER_CONFIG (0x0701). 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 91: INPS_ANALOG_GAIN_CH0 (0x0704). 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0705). 108 Table 93: INPS_ALC_GAIN_CH0 (0x0706). 108 Table 97: INPS_ALC_GAIN_CH0 (0x0707). 107 Table 97: INPS_ALC_GAIN_CH0 (0x0707). 108 Table 97: INPS_ALC_GAIN_CH0 (0x0707). 108 Table 97: INPS_ALC_GAIN_CH0 (0x0707). 108 Table 97: INPS_ALC_GAIN_C	Table 73: DMIC_B0_EN (0x0602)	100
Table 76: DMIC_C1_EN (0x0605). 100 Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK_FREQ_SEL (0x0607). 101 Table 79: DMIC_A_CLK_SAMP_PH (0x0608). 101 Table 80: DMIC_C_CLK_SAMP_PH (0x0609). 102 Table 81: DMIC_C_CLK_SAMP_PH (0x060A). 102 Table 82: DMIC_FF0_SEL (0x060B). 102 Table 83: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FB0_SEL (0x060C). 103 Table 85: DMIC_FB1_SEL (0x060C). 103 Table 86: DMIC_TK0_SEL (0x060F). 104 Table 87: DMIC_TK1_SEL (0x060F). 104 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 89: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703). 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0703). 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705). 108 Table 94: INPS_ALC_ENABLE (0x070D). 108 Table 95: INPS_ALC_BAIN_MODE (0x070E). 109 Table 96: INPS_ALC_GAIN_MODE (0x070F). 109 Table 96: INPS_ALC_ANAL_GAIN_LMITS (0x071F). 111 Table 97: INPS_ALC_MAX_THR (0x0713). 111 Table 00: INPS_ALC_MA		
Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606). 101 Table 78: DMIC_C_CLK_FREQ_SEL (0x0607). 101 Table 80: DMIC_B_CLK_SAMP_PH (0x0608). 101 Table 80: DMIC_G_CLK_SAMP_PH (0x0609). 102 Table 80: DMIC_FF0_SEL (0x0600). 102 Table 81: DMIC_FF0_SEL (0x0600). 102 Table 82: DMIC_FF0_SEL (0x0600). 103 Table 84: DMIC_FB1_SEL (0x0600). 103 Table 85: DMIC_FB1_SEL (0x0600). 103 Table 86: DMIC_FB1_SEL (0x0600). 104 Table 86: DMIC_TK1_SEL (0x0600). 104 Table 87: DMIC_TK1_SEL (0x0601). 104 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 89: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0703). 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0703). 107 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705). 108 Table 95: INPS_ALC_ANALOG (OUTO). 108 Table 96: INPS_ALC_GAIN_CH1 (0x0705). 108 Table 96: INPS_ALC_ANALE (0x0701). 108 Table 96: INPS_ALC_ANALE (0x0701). 109 Table 96: INPS_ALC_ANALE (0x0701). 109 Table 96: INPS_ALC_ANALE (0x0711).		
Table 78: DMIC_C_CLK_FREQ_SEL (0x0607) 101 Table 79: DMIC_A_CLK_SAMP_PH (0x0608) 101 Table 80: DMIC_B_CLK_SAMP_PH (0x0609) 102 Table 81: DMIC_C_CLK_SAMP_PH (0x060A) 102 Table 81: DMIC_FC_CLK_SAMP_PH (0x060A) 102 Table 82: DMIC_FF1_SEL (0x060B) 102 Table 83: DMIC_FF1_SEL (0x060C) 103 Table 85: DMIC_FF1_SEL (0x060C) 103 Table 85: DMIC_FF1_SEL (0x060F) 104 Table 85: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIS_TH_DATA_SEL (0x0700) 106 Table 88: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070F) 109 Table 96: INPS_ALC_ANTACK_RELEASE (0x070F) 109 Table 97: INPS_ALC_ANTACK_RELEASE (0x070F)		
Table 79: DMIC_A_CLK_SAMP_PH (0x0608) 101 Table 80: DMIC_B_CLK_SAMP_PH (0x0609) 102 Table 81: DMIC_C_CLK_SAMP_PH (0x060A) 102 Table 82: DMIC_FF0_SEL (0x060B) 102 Table 83: DMIC_FF1_SEL (0x060C) 103 Table 84: DMIC_FB0_SEL (0x060C) 103 Table 84: DMIC_FB1_SEL (0x060C) 103 Table 85: DMIC_TK0_SEL (0x060F) 104 Table 86: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x060F) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 89: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 90: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH0 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 95: INPS_ALC_ANALE (0x0710) 110 Table 96: INPS_ALC_ANALE (0x0711) 111 Table 97: INPS_ALC_ANALE (0x0711) 110 Table 98: INPS_ALC_ANALE (0x0713) 111 Table 99: INPS_ALC_ANALE (0x0713) 111 Table 101: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 111 </td <td></td> <td></td>		
Table 80: DMIC_B_CLK_SAMP_PH (0x0609) 102 Table 81: DMIC_C_CLK_SAMP_PH (0x060A) 102 Table 82: DMIC_FF0_SEL (0x060B) 102 Table 83: DMIC_FF1_SEL (0x060C) 103 Table 84: DMIC_FB0_SEL (0x060C) 103 Table 85: DMIC_FF1_SEL (0x060C) 103 Table 85: DMIC_FF1_SEL (0x060F) 104 Table 86: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x060F) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 89: INPS_ANALOG_GAIN_CH0 (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH0 (0x0704) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0705) 108 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 95: INPS_ALC_ANBLE (0x0701) 110 Table 96: INPS_ALC_ANALE (DAUTOR) 109 Table 97: INPS_ALC_ANALE (DAUTOR) 109 Table 97: INPS_ALC_ANALE (DAUTOR) 110 Table 99: INPS_ALC_ANTEK (0x0712) 111 Table 100: INPS_ALC_ANTEK (0x0712) 111	Table 78: DMIC_C_CLK_FREQ_SEL (0x0607)	101
Table 81: DMIC_C_CLK_SAMP_PH (0x060A)		
Table 82: DMIC_FF0_SEL (0x060B) 102 Table 83: DMIC_FF1_SEL (0x060C) 103 Table 84: DMIC_FB0_SEL (0x060D) 104 Table 85: DMIC_TK1_SEL (0x060F) 104 Table 86: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x0610) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 89: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0703) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x0700) 108 Table 96: INPS_ALC_GAIN_MODE (0x070F) 109 Table 97: INPS_ALC_ANTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_ANDE (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0711) 111 Table 101: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 112 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 102: INPS_ALC_ANTGLIP_ENABLE (0x0716) 114 Table 103: INPS_ALC_ANTGLIP_THR (0x0717) 114 Table 104: IN	Table 80: DMIC_B_CLK_SAMP_PH (0x0609)	102
Table 83: DMIC_FF1_SEL (0x060C). 103 Table 84: DMIC_FB0_SEL (0x060D). 104 Table 85: DMIC_FB1_SEL (0x060F). 104 Table 86: DMIC_TK0_SEL (0x060F). 104 Table 87: DMIC_TK1_SEL (0x060F). 104 Table 88: INPS_PATH_DATA_SEL (0x0700). 106 Table 89: INPS_PATH_DATA_SEL (0x0700). 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702). 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703). 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0705). 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705). 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705). 108 Table 95: INPS_ALC_ENABLE (0x070D). 108 Table 96: INPS_ALC_GAIN_MODE (0x070E). 109 Table 98: INPS_ALC_ANTACK_RELEASE (0x070F). 109 Table 99: INPS_ALC_MOLSE_THR (0x0711). 111 Table 100: INPS_ALC_MIN_THR (0x0712). 111 Table 101: INPS_ALC_MAX_THR (0x0713). 111 Table 103: INPS_ALC_ANTICLIP_ENABLE (0x0716). 112 Table 104: INPS_ALC_ANA_GAIN_LIMITS (0x0715). 113 Table 105: INPS_ALC_ANTICLIP_THR (0x0717). 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717). 114 <	Table 81: DMIC_C_CLK_SAMP_PH (0x060A)	102
Table 84: DMIC_FB0_SEL (0x060D) 103 Table 85: DMIC_FB1_SEL (0x060E) 104 Table 86: DMIC_TK0_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x060F) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 88: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0703) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 95: INPS_ALC_EANBLE (0x070D) 108 Table 96: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_MOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table		
Table 85: DMIC_FB1_SEL (0x060E) 104 Table 86: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x0610) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 89: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_GAIN_MODE (0x070E) 109 Table 96: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_ANTACK_RELEASE (0x070F) 109 Table 99: INPS_ALC_MOLSE_THR (0x0711) 111 Table 100: INPS_ALC_MAX_THR (0x0713) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 105: INPS_ALC_ANTICLIP_THE (0x0716) 114	Table 83: DMIC_FF1_SEL (0x060C)	103
Table 86: DMIC_TK0_SEL (0x060F) 104 Table 87: DMIC_TK1_SEL (0x0610) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 88: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 96: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 99: INPS_ALC_MOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANA_GAIN_LIMITS (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 104: INPS_ALC_ANTICLIP_THR (0x0717) 114	Table 84: DMIC_FB0_SEL (0x060D)	103
Table 87: DMIC_TK1_SEL (0x0610) 104 Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 88: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_RAMP_RATE (0x0706) 108 Table 95: INPS_ALC_GAIN_MODE (0x070E) 109 Table 96: INPS_ALC_GAIN_MODE (0x070F) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_MOISE_THR (0x0711) 110 Table 99: INPS_ALC_MOISE_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_MAX_THR (0x0713) 111 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0716) 112 Table 104: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 1	Table 85: DMIC_FB1_SEL (0x060E)	104
Table 88: INPS_PATH_DATA_SEL (0x0700) 106 Table 89: INPS_HPF_FILTER_CONFIG (0x0701) 106 Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH0 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 92: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x0700) 108 Table 95: INPS_ALC_CANALE (0x0700) 109 Table 97: INPS_ALC_GAIN_MODE (0x070F) 109 Table 98: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 99: INPS_ALC_MOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANTICLIP_ENABLE (0x0716) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717)	Table 86: DMIC_TK0_SEL (0x060F)	104
Table 89: INPS_HPF_FILTER_CONFIG (0x0701)		
Table 90: INPS_ANALOG_GAIN_CH0 (0x0702) 106 Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x0705) 108 Table 96: INPS_ALC_ENABLE (0x070D) 108 Table 97: INPS_ALC_GAIN_MODE (0x070E) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_OHOLD (0x0710) 110 Table 99: INPS_ALC_MOLSE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0717) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0717) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115		
Table 91: INPS_ANALOG_GAIN_CH1 (0x0703) 107 Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_ENABLE (0x070D) 108 Table 97: INPS_ALC_GAIN_MODE (0x070E) 109 Table 98: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 99: INPS_ALC_HOLD (0x0710) 110 Table 100: INPS_ALC_MOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_ALC_ANTICLIP_STEP (0x0717) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115		
Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704) 107 Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_RAMP_RATE (0x0706) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_GAIN_MODE (0x070E) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_HOLD (0x0710) 110 Table 99: INPS_ALC_NOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0716) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_ALC_ANTICLIP_STEP (0x0717) 115 Table 108: INPS_EVENT (0x0720) 115		
Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705) 108 Table 94: INPS_DIGITAL_GAIN_RAMP_RATE (0x0706) 108 Table 95: INPS_ALC_ENABLE (0x070D) 108 Table 96: INPS_ALC_GAIN_MODE (0x070E) 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_HOLD (0x0710) 110 Table 99: INPS_ALC_NOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANA_GAIN_LIMITS (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_ENABLE (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 107: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115		
Table 94: INPS_DIGITAL_GAIN_RAMP_RATE (0x0706). 108 Table 95: INPS_ALC_ENABLE (0x070D). 108 Table 96: INPS_ALC_GAIN_MODE (0x070E). 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F). 109 Table 98: INPS_ALC_HOLD (0x0710). 110 Table 109: INPS_ALC_NOISE_THR (0x0711). 111 Table 100: INPS_ALC_MIN_THR (0x0712). 111 Table 101: INPS_ALC_DIG_GAIN_LIMITS (0x0714). 112 Table 102: INPS_ALC_ANA_GAIN_LIMITS (0x0715). 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716). 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717). 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718). 114 Table 107: INPS_LVL_DET_EN (0x071F). 115 Table 108: INPS_EVENT (0x0720). 115	Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704)	107
Table 95: INPS_ALC_ENABLE (0x070D)		
Table 96: INPS_ALC_GAIN_MODE (0x070E). 109 Table 97: INPS_ALC_ATTACK_RELEASE (0x070F). 109 Table 98: INPS_ALC_HOLD (0x0710). 110 Table 99: INPS_ALC_NOISE_THR (0x0711). 111 Table 100: INPS_ALC_MIN_THR (0x0712). 111 Table 101: INPS_ALC_MAX_THR (0x0713). 111 Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714). 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715). 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716). 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717). 114 Table 106: INPS_ALC_ANTICLIP_THR (0x0717). 114 Table 107: INPS_ALC_ANTICLIP_STEP (0x0718). 115 Table 108: INPS_EVENT (0x0720). 115		
Table 97: INPS_ALC_ATTACK_RELEASE (0x070F) 109 Table 98: INPS_ALC_HOLD (0x0710) 110 Table 99: INPS_ALC_NOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115	Table 95: INPS_ALC_ENABLE (0x070D)	108
Table 98: INPS_ALC_HOLD (0x0710) 110 Table 99: INPS_ALC_NOISE_THR (0x0711) 111 Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115	Table 96: INPS_ALC_GAIN_MODE (0x070E)	109
Table 99: INPS_ALC_NOISE_THR (0x0711)	Table 97: INPS_ALC_ATTACK_RELEASE (0x070F)	109
Table 100: INPS_ALC_MIN_THR (0x0712) 111 Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 114 Table 105: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115	Table 98: INPS_ALC_HOLD (0x0/10)	110
Table 101: INPS_ALC_MAX_THR (0x0713) 111 Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714) 112 Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115	Table 99: INPS_ALC_NOISE_THR (0x0711)	111
Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714)	Table 100: INPS_ALC_MIN_IHR (0x0712)	
Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715) 113 Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716) 114 Table 105: INPS_ALC_ANTICLIP_THR (0x0717) 114 Table 106: INPS_ALC_ANTICLIP_STEP (0x0718) 114 Table 107: INPS_LVL_DET_EN (0x071F) 115 Table 108: INPS_EVENT (0x0720) 115	Table 101: INPS_ALC_MAX_THR (0x0/13)	
Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716)	Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714)	
Table 105: INPS_ALC_ANTICLIP_THR (0x0717)	TADIE 103: INPS_ALC_ANA_GAIN_LIMITS (0x0/15)	
Table 106: INPS_ALC_ANTICLIP_STEP (0x0718)		
Table 107: INPS_LVL_DET_EN (0x071F)		
Table 108: INPS_EVENT (0x0720)		
Table 108: INPS_EVENT (0x0720) 115 Table 109: INPS_STATUS (0x0721) 115	IADIE 10/: INPS_LVL_DEI_EN (0x0/1F)	115
Table Tust INFS_STATUS (UXU721)		
	Iaule IU3. INF3_31A1U3 (UXU/21)	115

Datasheet

Revision 3.2

Feb 8, 2024

RENESAS

High Performance Stereo Codec

NDA Confidential

Table 110: INPS_IRQ_MASK (0x0722)	
Table 111: OUTS_HPF_EN (0x0800)	
Table 112: OUTS_FIXED_GAIN (0x0801)	
Table 113: HPCP_V_THRESHOLD (0x0900)	116
Table 114: CLKS_FSI_FREQ (0x0A00)	117
Table 115: CLKS_SW_RST (0x0A01).	117
Table 116: PLLD_FBDIV_FRAC_B0 (0x0B00)	118
Table 117: PLLD_FBDIV_FRAC_B1 (0x0B01)	118
Table 118: PLLD_FBDIV_INTEG (0x0B02)	
Table 119: PLLD_CONFIG_1 (0x0B03)	
Table 120: PLLD_CONFIG_2 (0x0B04)	119
Table 121: PLLD_EVENT (0x0B05)	
Table 122: PLLD_STATUS (0x0B06)	120
Table 122: PLID_IRQ_MASK (0x0B00)	
Table 124: PRBS_SEED0_B0 (0x0C00)	
Table 125: PRBS_SEED0_B1 (0x0C01)	
Table 126: PRBS_SEED0_B2 (0x0C02)	
Table 127: PRBS_SEED0_B3 (0x0C03)	
Table 128: PRBS_POLY0_B0 (0x0C04)	
Table 129: PRBS_POLY0_B1 (0x0C05)	
Table 130: PRBS_POLY0_B2 (0x0C06)	
Table 131: PRBS_POLY0_B3 (0x0C07)	
Table 132: PRBS_SEED1_B0 (0x0C08)	
Table 133: PRBS_SEED1_B1 (0x0C09)	123
Table 134: PRBS_SEED1_B2 (0x0C0A)	123
Table 135: PRBS_SEED1_B3 (0x0C0B)	123
Table 136: PRBS_POLY1_B0 (0x0C0C)	
Table 137: PRBS_POLY1_B1 (0x0C0D)	
Table 138: PRBS_POLY1_B2 (0x0C0E)	
Table 139: PRBS_POLY1_B3 (0x0C0F)	
Table 140: PRBS_GAIN0_CTRL (0x0C10)	
Table 141: PRBS_GAIN1_CTRL (0x0C11)	
Table 142: PRBS_CLEAR_CTRL (0x0C12)	126
Table 143: PRBS_CTRL (0x0C13)	
Table 144: TONEG CFG2 (0x0C81)	
Table 145: TONEG_FREQ1_L (0x0C82)	
Table 146: TONEG_FREQ1_U (0x0C83)	
Table 140. TONEG_FREQ2_L (0x0C83)	
Table 148: TONEG_FREQ2_U (0x0C85) Table 140: TONEG_DC_OUT (0x0C85)	
Table 149: TONEG_DC_OUT (0x0C89)	
Table 150: TONEG_GAIN (0x0C8A)	
Table 151: ANAR_EVENT (0x0D00)	128
Table 152: ANAR_STATUS (0x0D01)	129
Table 153: ANAR_IRQ_MASK (0x0D02)	129
Table 154: ANAR_NIRQ_CFG (0x0D58)	129
Table 155: APU_PROG_RAM0_START (0x4000)	
Table 156: APU_PROG_RAM0_END (0x47FF)	130
Table 157: APU_PROG_RAM1_START (0x4800)	130
Table 158: APU_PROG_RAM1_END (0x4FFF)	
Table 159: APU_DATA_RAM_START (0x5000)	
Table 160: APU_DATA_RAM_END (0x57FF)	130
Table 161: APU_ADDR_B0 (0x6000)	130
Table 162: APU_ADDR_B1 (0x6001)	131
Table 163: APU_WDATA_B0 (0x6002)	131
Table 164: APU_WDATA_B1 (0x6003)	
Table 165: APU_WDATA_B2 (0x6004)	131
Table 166: APU_WDATA_B3 (0x6005)	

Datasheet

Feb 8, 2024



NDA Confidential

Table 167: APU_RDATA_B0 (0x6006)	
Table 168: APU_RDATA_B1 (0x6007)	131
Table 169: APU_RDATA_B2 (0x6008)	
Table 170: APU_RDATA_B3 (0x6009)	
Table 171: APU_RT (0x600A)	131
Table 172: APU_WT (0x600B)	
Table 173: APU_FF_MXDSP_C0_SEL (0x6024)	
Table 174: APU_FF_MXDSP_C1_SEL (0x6025)	
Table 175: APU_FB_MXDSP_C0_SEL (0x6026)	
Table 176: APU_FB_MXDSP_C1_SEL (0x6027)	
Table 177: APU_USER_GAIN_C0_DB (0x6028)	133
Table 178: APU_USER_GAIN_C0_FINE (0x6029)	
Table 179: APU_USER_GAIN_C1_DB (0x602A)	
Table 180: APU_USER_GAIN_C1_FINÈ (0x602B)	
Table 181: APU_GAIN_RATE (0x602C)	
Table 182: Ordering information	
-	





NDA Confidential

1 Terms and Definitions

ADC	Analog to Digital Converter
ALC	Automatic Level Control
APU	Audio Processing Unit
BCLK	Bit Clock
BG	Bandgap
BW	Bandwidth
CLK	Clock
DAC	Digital to Analog Converter
DAI	Digital Audio Interface
DMIC	Digital microphone
DMIC IF	Digital Microphone Interface
DSP	Digital Signal Processor
EQ	Equalization
HP	Headphone
l ² C	Inter-Integrated Circuit
IF	Interface
loΤ	Internet of Things
LDO	Low-Dropout Regulator
MCLK	Master Clock
MEMS	Micro-Electro-Mechanical Systems
OSC	Oscillator
PCM	Pulse Code Modulation
PDM	Pulse Density Modulation
PGA	Programmable Gain Amplifier
PLL	Phase-Locked Loop
PRBS	Pseudo-Random Binary Sequences
rms	Root Mean Square
SDM	Sigma-Delta Modulation
SR	Sample Rate
SRAM	Static Random-Access Memory
SRC	Sample Rate Converter
SRM	Sample Rate Matching
SSR	System Sample Rate (internal chip sample rate)
TDM	Time Division Multiplexing
VR	Virtual Reality
WCLK	Word Clock
WLCSP	Wafer Level Chip Scale Package

RENESAS

NDA Confidential

2 Block Diagram



Figure 2. Block diagram

2.1 Blocks summary

Power and References: V_{DDA} is the main analog supply to the chip. V_{DDIO} is the input/output (IO) supply to the chip. The power and references block provides an internal low-dropout regulator (LDO) which generates V_{DDD} to supply the digital circuitry, the input to this LDO is V_{DDA} . Internal reference generators create the bandgap (BG) V_{BG} , and V_{REF} references; the V_{REF} and V_{BG} references must be externally decoupled. V_{DDD} can also be supplied from an external source.

Control: The I²C slave is used for control and register access and an active-low interrupt pin (nIRQ) is used to inform an external host of events within the device that require host interaction. A system sequencer enables and disables the audio paths in a pop-and-click free manner.

Input Path: The analog-to-digital converters (ADCs) are high-performance sigma-delta converters. The dual microphone inputs support analog microphones as well as line input levels.

ADC data is decimated and routed to the audio processing unit (APU). The path has userconfigurable gain, automatic level control (ALC) and a root-mean-square (rms) level detector.

Output Path: The digital-to-analog converters (DACs) are high-performance sigma-delta converters. The headphone driver is a differential output Class-G driver supplied with a positive and negative voltage from the headphone charge pump.

DAC data is sourced from the APU. It is interpolated and sigma-delta modulated (SDM) for the analog output path, which has configurable gain.

APU: Within the APU there is a custom programmable digital signal processor (DSP) core capable of performing many audio tasks including equalization, limiting, and low-latency sidetone filtering.

DMICs: The pulse density modulation (PDM) DMIC inputs support up to two digital micro-electromechanical systems (MEMS) microphones. The data line clocks in left and right channels on opposite edges of the clock.

Digital Audio Interface (DAI): The pulse code modulation (PCM) interface is the main synchronous audio interface to the host, operating in either master or slave configuration. It operates at a bit clock

Dot	ach	oot
Dat	ash	leel





NDA Confidential

(BLCK) rate of up to 24.576 MHz, supporting a maximum sample rate of 384 kHz (stereo, 32 bits). It transmits the microphone data and receives stereo data for the headphone output.

An asynchronous sample-rate converter (SRC) sits between the DAI and the APU, and can be bypassed. The SRC converts the incoming audio data from the DAI sample rate to the 192 kHz sample rate used by the APU for low latency applications and the outgoing audio data from 192 kHz to the sample rate of the host. In applications where low latency is not required the SRC can be bypassed.

Clocking: A PLL acts as the core of the clocking block, taking its input reference from the MCLK pin or the PCM_BCLK pin.

When the DAI is operating in Slave mode, the PLL can also work with sample rate matching (SRM), a mechanism to track the sample rate, to lock to the incoming DAI word clock (WCLK).



High Performance Stereo Codec

NDA Confidential

RENESAS

3 Pinout



Figure 3. WLCSP pinout diagram (top view)

Table 1: Pin description

WLCSP Ball #	Name	Type (Table 2)	Description
A1	HPL_POS	AO	HP left channel positive output
A2	HPL_NEG	AO	HP left channel negative output
A3	VDDA	PWR	Analog supply input
A4	VREF	AO	Analog reference output
A5	MICL	AI	Microphone left input
A6	VDDD	PWR	Digital supply output
A7	SDA	DIOD	I ² C serial data (external pull-up)
A8	SCL	DI	I ² C serial clock (external pull-up)
B1	HPCP_POS	AO	HP charge-pump positive bulk capacitor
B2	HPCP_FNEG	AO	HP charge-pump negative flying capacitor
B3	GND	GND	Quiet ground
B4	VBG	AO	Bandgap reference output
B5	MICR	AI	Microphone right input
B7	PCM_WCLK	DIO	PCM word clock/sync/select

Datasheet

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

WLCSP Ball #	Name	Type (Table 2)	Description
B8	PCM_BCLK	DIO	PCM bit clock
C1	HPCP_NEG	AO	HP charge-pump negative bulk capacitor
C2	HPCP_FPOS	AO	HP charge-pump positive flying capacitor
C3	GND	GND	Noisy ground
C4	EN	DI	Device enable, active high
C5	nIRQ	DOD	Active low, open-drain interrupt (external pull-up)
C6	DMIC_DATA_B	DI	DMIC data input B
C7	PCM_DATA_OUT	DO	PCM data output
C8	PCM_DATA_IN	DI	PCM data input
D1	HPR_POS	AO	HP right channel positive output
D2	HPR_NEG	AO	HP right channel negative output
D3	VDDMB	PWR	MICBIAS supply
D4	MICBIAS	AO	MICBIAS output
D5	VDDIO	PWR	Digital IO supply input
D6	DMIC_DATA_A	DI	DMIC data input A
D7	DMIC_CLK_AB	DO	DMIC clock for DMIC_DATA_A and DMIC_DATA_B
D8	MCLK	DI	Master clock input

Table 2: Pin Type Definition

Pin type	Description	Pin type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
DIOD	Digital input/output open drain	DOD	Digital output open drain
PWR	Power	GND	Ground





4 Characteristics

4.1 Absolute maximum ratings

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3: Absolute maximum ratings

Parameter	Description	Conditions	Min	Max	Unit
T _{STG}	Storage temperature		-40	150	°C
V _{DDA}	Main analog supply	Relative to GND	-0.3	1.98	V
V _{DDIO}	Digital I/O supply	Relative to GND	-0.3	3.63	V
V _{DDMB}	MICBIAS supply	Relative to GND	-0.3	3.63	V

4.2 Recommended operating conditions

Table 4: Recommended operating conditions

Parameter	Description	Conditions	Min	Тур	Max	Unit
T _A	Ambient operating temperature	In air	-40		85	°C
V _{DDA}	Main analog supply	Relative to GND	1.71	1.8	1.89	V
V _{DDIO}	Digital I/O supply	Relative to GND	1.1	1.8	3.6	V
V _{DDMB}	MICBIAS supply	Relative to GND	1.71	3.3	3.6	V

Note 1 Within the specified limits, a lifetime of 10 years is guaranteed.

4.3 Electrical characteristics

Unless otherwise noted, the parameters listed in Table 5 to Table 18 are valid for $T_A = 25 \text{ °C}$, $V_{DDA} = 1.8 \text{ V}$, $V_{DDIO} = 1.8 \text{ V}$, $V_{DDMB} = 3.3 \text{ V}$, DAI sampling frequency (f_S) = 48 kHz, system sampling frequency (SSR) = 48 kHz, $R_{HP_D} = 32 \Omega$, input and output path gains = 0 dB, LP_MODE_SET<x> = 0x00, 24-bit audio data, input signal = 997 Hz, and bandwidth = 20 Hz to 20 kHz.

4.3.1 Reference voltages

Table 5: Bandgap

Parameter	Description	Conditions	Min	Тур	Max	Unit		
Electrical pe	Electrical performance							
V _{BG}	Bandgap reference output voltage		1.19	1.2	1.21	V		





NDA Confidential

Table 6: VREF

Parameter	Description	Conditions	Min	Тур	Max	Unit
Electrical pe	Electrical performance					
V _{REFP}	V _{REFP} buffer output voltage			1.56		V

Table 7: LDO

Parameter	Description	Conditions	Min	Тур	Max	Unit			
Electrical pe	Electrical performance								
V _{DDD_0V9}	Output voltage	STANDBY mode	0.89	0.9	0.92	V			
V _{DDD_1V2}	Output voltage	ACTIVE mode	1.17	1.2	1.23	V			





NDA Confidential

4.3.2 Input path characteristics

Table 8: Input Path

Parameter	Description	Conditions	Min	Тур	Max	Unit				
Electrical pe	Electrical performance									
V _{IN}	Full-scale input signal on MICL and MICR Note 1	Peak-to-peak		0.8 * VDDA		V				
DR	Dynamic range Note 2	A-weighted	92	95		dB				
THD+N	Total harmonic distortion plus noise Note 3	Input signal = -1 dBFS		-85	-81	dB				
XTLK	Channel-to-channel crosstalk	One channel input = -1 dBFS Other channel input = mute Both channels enabled		90		dB				
PSRR _{217Hz}	Power supply rejection ratio from V _{DDA} to the ADC outputs	Measured at 217 Hz		60		dB				
PSRR _{1kHz}	Power supply rejection ratio from V _{DDA} to the ADC outputs	Measured at 1 kHz		60		dB				
PSRR _{20kHz}	Power supply rejection ratio from V _{DDA} to the ADC outputs	Measured at 20 kHz		50		dB				
Z _{IN}	Input impedance			10		kΩ				
A _{RNG}	Analog gain range		0		30	dB				
A _{STP}	Analog gain step		5.8	6	6.2	dB				

Note 1 V_{IN} yields 0 dBFS at the DAI output, when the path gain = 0 dB.

Note 2 DR is a ratio of the full-scale signal VIN to the integrated noise in the presence of a -60 dBFS, 997 Hz input signal.

Note 3 THD+N is the integrated noise plus distortion level relative to the given reference signal level.

Table 9: Input Filters

Parameter	Description	Conditions	Min	Тур	Max	Unit			
Electrical pe	Electrical performance								
fpb_8kHz_96kHz	Passband frequency	SSR ≤ 96 kHz		0.45 * fS		Hz			
f _{PB_192k}	Passband frequency	SSR = 176.4 kHz or 192 kHz		0.35 * fS		Hz			



NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
A _{RPL_PB_8kHz} _32kHz	Passband gain ripple	SSR ≤ 32 kHz		+/-0.4		dB
Arpl_pb_44.1k Hz_192kHz	Passband gain ripple	SSR ≥ 44.1 kHz		+/-0.1		dB
fsb_8kHz_96kHz	Stopband frequency	SSR ≤ 96 kHz		0.55 * fS		Hz
f _{SB_192kHz}	Stopband frequency	SSR = 176.4 kHz or 192 kHz		0.7 * fS		Hz
Asb_8kHz_32k Hz	Stopband attenuation	SSR ≤ 32 kz		80		dB
A _{SB_44.1kHz_9} _{6kHz}	Stopband attenuation	SSR = 44.1 kHz to 96 kHz		66		dB
A _{SB_192kHz}	Stopband attenuation	SSR = 176.4 kHz or 192 kHz		41		dB
t _{D_GRP_8kHz_3} 2kHz	Group delay	SSR ≤ 32 kHz		4		sampl es
tD_GRP_44.1kH z_96kHz	Group delay	SSR = 44.1 kHz to 96 kHz		5		sampl es
tD_GRP_192kHz	Group delay	SSR = 176.4 kHz or 192 kHz		5		sampl es

Digital I/O 4.3.3

Table 10: Digital IO Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Unit					
Electrical po	Electrical performance										
VIL	Input low voltage	Over recommended operating conditions			0.3*V DDIO	V					
VIH	Input high voltage	Over recommended operating conditions	0.7 * VDDI O			V					
I _{LKG}	Digital input leakage current				1	μA					
Vol	Output low voltage	1 mA sink, over recommended operating conditions	GND		GND + 0.13	V					
V _{OH}	Output high voltage	1 mA source, over recommended operating conditions	VDDI O - 0.13		VDDI O	V					
Rpd_mclk	MCLK pull-down resistor		30	70	75	kΩ					
Vol1_SDA	Output low voltage 1	VDDIO>2.0, 3 mA sink	0		0.4	V					
Datasheet	•	Revision 3.2	-		Feb 8	, 2024					

Datasheet



NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
Vol2_SDA	Output low voltage 2	VDDIO<2.0, 2 mA sink	0		0.2*V DDIO	V
Rpd_pcm_bcl k	PCM_BCLK pull-down resistor		30	70	75	kΩ

4.3.4 Automatic level control characteristics

Table 11: Automatic Level Control

Parameter	Description	Conditions	Min	Тур	Max	Unit	
Electrical performance							
t _{атк}	Attack time	Per decibel	7.37 / fS		30197/ fS	S	
t _{RLS}	Release time	Per decibel	29.49 / fS		30197 / fS	S	
t _{HLD}	Hold time		62 / fS		20316 16 / fS	s	
ALC _{THR_MAX}	Maximum threshold	Full scale	-78		0	dBFS	
ALC _{THR_MIN}	Minimum threshold	Full scale	-94.5		0	dBFS	
$ALC_{N_{THR}}$	Noise threshold	Full scale	-94.5		0	dBFS	
ALC _{THR_STP}	Threshold step size			1.5		dBFS	
A _{TOT_MAX}	Maximum overall gain		0		72	dB	
A _{MAX}	Maximum overall attenuation		0		78	dB	
A _{ANA_MAX}	Maximum analog gain		0		30	dB	
Aana_min	Minimum analog gain		0		30	dB	

4.3.5 Microphone bias characteristics

Table 12: Microphone Bias

Parameter	Description	Conditions	Min	Тур	Max	Unit
External ele	ctrical conditions					
ILD	Load current				2	mA



High Performance Stereo Codec

NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
Electrical performance						
VMICBIAS	Output voltage	Programmable in eight steps (1.2, 1.4, 1.6, 1.8, 2.16, 2.4, 2.7, 2.98) V	1.2		3	V
V _{N_OUT}	Noise voltage at the output	RMS V _{DDMB} = 3.3 V V _{MICBIAS} = 2.2 V		5		μV
Ivddmb	Supply current	V _{DDMB} = 3.3 V No load			300	μA
PSRR _{217Hz}	Power supply rejection ratio	At 217 Hz V _{MICBIAS} = 2.2 V Load = 2 mA		75		dB
PSRR _{1kHz}	Power supply rejection ratio	At 1 kHz V _{MICBIAS} = 2.2 V Load = 2 mA		75		dB
PSRR _{20kHz}	Power supply rejection ratio	At 20 kHz V _{MICBIAS} = 2.2 V Load = 2 mA		60		dB

4.3.6 Output path characteristics

Table 13: Output Path

Parameter	Description	Conditions	Min	Тур	Max	Unit	
External electrical conditions							
R _{HP_LD}	Headphone output load resistance, per output		12	32		Ω	
Electrical pe	erformance						
Vout	Full-scale differential HP output signal level	Peak-to-peak		2.88		V	
V _{OUT_OFS}	Output dc offset		-140	0	140	μV	
Vn_OUT_24dB	Output noise	RMS HPPGA gain ≤ -24 dB Input < -60 dBFS Non-A-weighted R _{HP_LD} = 32 Ω to ∞ Ω		1.6		μV	
DR	Dynamic range	HPPGA gain = -24 dB to 0 dB A-weighted	112	115		dB	

Datasheet

NDA Confidential

RENESAS

Parameter	Description	Conditions	Min	Тур	Max	Unit
THD+N- 1dbFS	Total harmonic distortion plus noise	HPPGA gain = 0 dB Input 1 kHz @ -1 dBFS		-90	-84	dB
THD+N- 20dBFS	Total harmonic distortion plus noise	HPPGA gain = 0 dB Input 1 kHz at -20 dBFS		-100		dB
Роит	Headphone driver load power, per output	THD+N ≤ 0.1 %		30		mW
A _{RPL}	Output path gain ripple	HPPGA gain = -24 dB to 0 dB		+/-0.5		dB
A _{RNG}	Output path analog gain range		-24		6	dB
A _{MUTE}	Output path analog mute attenuation				-50	dB
A _{STP}	Output path analog gain step		5.9	6	6.1	dB
A _{ERR}	Analog gain absolute error	HPPGA gain = -24 dB to 0 dB Input = 1 kHz at - 1 dBFS	-0.1		0.1	dB
PSRR _{217Hz}	Power supply rejection from VDDA to the HP output	Measured at 217 Hz		75		dB
PSRR _{1kHz}	Power supply rejection from VDDA to the HP output	Measured at 1 kHz		75		dB
PSRR _{20kHz}	Power supply rejection from VDDA to the HP output	Measured at 20 kHz		65		dB
XTLK	HP-to-HP channel-to- channel crosstalk	HPPGA gain = 0 dB -1 dBFS output from aggressor and -120 dBFS output from victim		-90		dB

Table 14: Output Filters

Parameter	Description	Conditions	Min	Тур	Max	Unit
Electrical performance						
fpb_8kHz_96kHz	Passband frequency	SSR ≤ 96 kHz	0.4166 *fS			Hz
Arpl_pb_8kHz _96kHz	Passband ripple	SSR ≤ 96 kHz Input = 20 Hz to 0.4166*f _S			0.11	dB
f _{SB_CUT_OFF_8} kHz_96kHz	Stopband cut-off frequency	SSR ≤ 96 kHz	0.58*f S			Hz
Asb_8kHz_96k Hz	Stopband attenuation	SSR ≤ 96 kHz	87			dB

Datasheet



NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
tD_GRP_8kHz_9 6kHz	Group delay	SSR ≤ 96 kHz Input = 1 kHz			58	μs
f _{PB_192kHz}	Passband frequency	SSR = 176.4 kHz to 192 kHz	0.2864 *fS			Hz
Arpl_pb_192k Hz	Passband ripple	SSR = 176.4 kHz to 192 kHz Input = 20 Hz to 0.2864*f _S			0.01	dB
fsb_CUT_OFF_1 92kHz	Stopband cut-off frequency	SSR = 176.4 kHz to 192 kHz	0.875* fS			Hz
A _{SB_192kHz}	Stopband attenuation	SSR = 176.4 kHz to 192 kHz	90			dB
tD_GRP_192kHz	Group delay	SSR = 176.4 kHz to 192 kHz Input = 1 kHz			6.7	μs
Adig_RNG	Digital gain range		-77.25		18	dB
Adig_stp	Digital gain step			0.375		dB

4.3.7 Phase-locked loop characteristics

Table 15: Phase-Locked Loop

Parameter	Description	Conditions	Min	Тур	Max	Unit		
External ele	External electrical conditions							
fin_clk	PLL input clock frequency		2.5		50	MHz		
fref_clk	PLL reference clock frequency		2.5		5	MHz		
fwclk	Word clock frequency	Sample rates of (8, 12, 16, 24, 32, 48, 96, 192, 384) kHz and (11.025, 22.05, 44.1, 88.2, 176.4, 352.8) kHz supported	8	48	384	kHz		
Electrical pe	erformance			-				
fout	Internal system clock frequency		65	98.304	125	MHz		
fout_int_osc	Internal oscillator clock frequency		34.5	35	35.5	MHz		
ton	PLL lock time without SRM			0.1		ms		
ton_srm	PLL lock time with SRM			25		ms		
tjtr_abs_pll	Absolute jitter of PLL	50 Hz to 40 kHz integration range Clean input source		104		ps		

Datasheet



High Performance Stereo Codec

NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
		f _{REF_CLK} = 5 MHz				
tjtr_abs_pll	Absolute jitter of PLL	50 Hz to 40 kHz integration range Clean input source f _{REF_CLK} = 3.5 MHz		171		ps
tjtr_abs_pll	Absolute jitter of PLL	50 Hz to 40 kHz integration range Clean input source f _{REF_CLK} = 2 MHz		250		ps
t _{JTR_PER_OSC}	Period jitter in internal oscillator			27		ps
f _{SRM}	SRM update frequency			1		kHz

4.3.8 Digital audio interface

Table 16: Digital Audio Interface

Parameter	Description	Conditions	Min	Тур	Max	Unit		
External ele	External electrical conditions							
fs	Sample rate		8	48	384	kHz		
fpcm_bclk_in	PCM_BCLK frequency	Slave mode	0.256		24.576	MHz		
D _{PCM_BCLK_N}	PCM_BCLK duty cycle ratio	Slave mode	45		55	%		
trise_fall_in	Rise/fall time on inputs PCM_BCLK, PCM_WCLK and PCM_DATA_IN			2	4	ns		
thold_pcm_da Ta_in	Hold time of PCM_DATA_IN with respect to PCM_BCLK active edge		4			ns		
thold_pcm_w clk	Hold time of PCM_WCLK with respect to PCM_BCLK active edge		4			ns		
tSETUP_PCM_D ATA_IN	Setup time of PCM_DATA_IN with respect to PCM_BCLK active edge		4			ns		
tSETUP_PCM_W CLK	Setup time of PCM_WCLK with respect to PCM_BCLK active edge		4			ns		
Programmat	ble conditions	·			•			
fpcm_bclk_ou T	PCM_BCLK frequency	Master mode	0.256		24.576	MHz		

Da	tasł	neet



NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
N _{PCM_BCLK_P} er_frame	Number of PCM_BCLK periods in a frame	master mode	32		256	-
N _{BITS_CH}	Number of bits per channel		16	24	32	-
Electrical pe	erformance					
tdly_data_ou t_drv	Delay from PCM_BCLK inactive edge to PCM_DATA_OUT driving	VDDIO = 1.8 V At 2 ns drive setting			24	ns
tdly_data_ou t_drv_1v2	Delay from PCM_BCLK inactive edge to PCM_DATA_OUT driving	VDDIO = 1.2 V At 2 ns drive setting			24	ns
tdly_data_ou T_hiz	Delay from PCM_BCLK active edge to PCM_DATA_OUT high- impedance	VDDIO = 1.8 V At 2 ns drive setting	5		17	ns
tdly_data_ou T_hiz_1v2	Delay from PCM_BCLK active edge to PCM_DATA_OUT high- impedance	VDDIO = 1.2 V At 2 ns drive setting	5		17	ns
t _{dly_wclk_dr} v	Delay from PCM_BCLK inactive edge to PCM_WCLK driving	VDDIO = 1.8 V In master mode with 2 ns drive setting			14	ns
tdly_wclk_dr V_1V2	Delay from PCM_BCLK inactive edge to PCM_WCLK driving	VDDIO = 1.2 V In master mode with 2 ns drive setting			14	ns
D _{PCM_BCLK_O} UT	PCM_BCLK duty cycle ratio	Master mode D _{MCLK} = 50 %	45		55	%
tpulse_wclk	PCM_WCLK pulse	Measured in PCM_BCLK periods	1			cycle

4.3.9 I²C

Table 17: I2C

Parameter	Description	Тур	Max	Unit			
External electrical conditions							
C _{BUS}	Bus line capacitive load				150	pF	
tSETUP_START	Start condition setup time		260			ns	
tHOLD_START	Start condition hold time		260			ns	
tLO_SCL	SCL low time		500			ns	
thi_scl	SCL high time		260			ns	

Datasheet



High Performance Stereo Codec

NDA Confidential

Parameter	Description	Conditions	Min	Тур	Max	Unit
t _{RISE_SCL}	SCL and SDA rise time				120	ns
tFALL_SCL	SCL and SDA fall time				120	ns
tsetup_data_i N	Data setup time		50			ns
thold_data_n	Data hold time		0			ns
tSETUP_STOP	Stop condition setup time		260			ns
Standard						
f _{SCL}	SCL clock frequency				1000	kHz
t _{BUS}	Bus free time between a STOP and START condition		4.7			μs
Electrical pe	rformance					
t _{RISE_SDA}	SCL and SDA rise time				120	ns
t _{FALL_SDA}	SCL and SDA fall time				120	ns
tsetup_data_ OUT	Data setup time		50			ns
thold_data_o ut	Data hold time		0			ns

4.3.10 System characteristics

Table 18: System Latency

Parameter	Description	Conditions	Min	Тур	Max	Unit
Timing char	acteristics			-		
ton_stdby	Turn on time	From OFF to STANDBY 10				
ton_act	Turn on time	From OFF to all paths enabled SRC enabled SRM enabled with fastest ramp setting		50		ms
toff_act	Turn off time	From all paths enabled SRC enabled SRM enabled to OFF with fastest ramp setting		50		ms





NDA Confidential

Table 19: DA7400 System Power Consumption

Parameter	Description	Conditions	Min	Тур	Max	Unit
Electrical pe	rformance					
Pq_off	Quiescent power in OFF	EN pin = GND	5	10	30	μW
Pq_standby	Quiescent power in STANDBY	EN pin = VDDIO	125	165	220	μW
Pq_stereo_p lb	Quiescent power in ACTIVE with headphone playback	SSR = DAI SR = 48 kHz Load = 32 Ω No signal LP_MODE_SET <x> = 1</x>		9.5		mW
Npath	Internal path width	All digital paths		24		bits

Datasheet

Revision 3.2





5 **Power and References**

5.1 Introduction

A bandgap voltage (V_{BG}), a digital supply (V_{DDD}), and a main reference (V_{REF}) voltage are internally generated to supply the DA7400 analog and digital circuitry, see Figure 4.

5.2 Block diagram



Figure 4. References block diagram

5.3 Digital supply

 V_{DDD} powers the digital logic circuitry. It is generated by an LDO powered from V_{DDA} . V_{DDD} is automatically enabled when needed. V_{DDD} can also be supplied from an external source.

5.4 Bandgap voltage

 V_{BG} provides a highly stable, temperature compensated reference. It is used by the microphone bias, digital LDO, and the PLL. Powered from V_{DDA} , V_{BG} is enabled automatically as required.

5.5 Main reference voltage

V_{REF} provides an accurate reference for the internal analog circuitry. V_{REFP} is generated from V_{DDA}.





6 Control Interface

6.1 Introduction

DA7400 is software-controlled through registers accessed via an I²C compatible serial control interface. Data is shifted in to, and out of, the DA7400 under the control of the host processor, which also provides the serial clock (SCL). An interrupt pin provides feedback to the host on events that occur within DA7400.

6.2 Features

- I²C compatible (Standard mode, Fast mode, and Fast mode Plus)
- I²C speeds of up to 1 MHz
- Page reads and writes to reduce I²C traffic
- Interrupt pin.

6.3 Block architecture

6.3.1 I²C control interface



Figure 5. I²C control interface bus

The 7-bit I²C slave address for DA7400 is 0x1A (0011010 binary), which is equivalent to 0x34 (8-bit address) for writing and 0x35 (8-bit address) for reading.

The I²C clock is supplied by the SCL line and the bidirectional I²C data is carried by the SDA line. The I²C interface is an open drain, supporting multiple devices on a single line. The bus lines must be pulled high by external pull-up resistors (1 k Ω to 20 k Ω range). The attached devices only drive the bus lines low by connecting them to ground. This means that two devices cannot conflict if they drive the bus simultaneously.

DA7400 supports Standard-mode, Fast-mode, and Fast-mode Plus, with the highest frequency of the bus at 1 MHz in Fast-mode Plus. The exact frequency is determined by the application and does not have any relation to the DA7400 internal clock signals. DA7400 will follow the host's clock speed within the described limitations and does not arbitrate, or slow down, the clock.

Communication on the I²C bus always takes place between two devices, one acting as the master and the other as the slave. The DA7400 will only operate as a slave.

All data is transmitted across the I²C bus in groups of eight bits. A four-byte serial protocol is used containing one byte for the slave address, two bytes for the register address and one byte for data.



NDA Confidential

Data and address transfers are transmitted MSB first for both read and write operations. All transmission begins with the start condition (S) from the master while the bus is idle (the bus is free). A start condition is initiated by a high-to-low transition on the SDA line while the SCL is in the high state. Transmission ends with a stop condition (P) from the master. A stop condition is indicated by a low-to-high transition on the SDA line while the SCL line is in the high state. If a new START or STOP condition occurs within a message, the bus will return to idle.



Figure 6. I²C start and stop conditions

The I²C bus is monitored by DA7400 for a valid slave address whenever the interface is enabled. It responds with an acknowledge (A) immediately when it receives its own slave address. An acknowledge is indicated by the receiver pulling the SDA line low during the clock cycle immediately following the byte transmitted, see Figure 7 to Figure 10.

The protocol for a register write from master to slave consists of a start condition, a slave address with read/write bit and the 16-bit register address followed by eight bits of data terminated by a stop condition (DA7400 responds to all bytes with an acknowledge), see Figure 7.

S	SLAVEadr	W	А	REGadr[15:8]	А	REGadr[7:0]	DATA	Α	Ρ	
	S = ST	epea	cor	ndition TART condition	4	Slave to Maste A = Acknowledg A* = Not Acknov V = Write R = Read	je	lge (NAK)		

Figure 7. I²C byte write (SDA line)

Consecutive (Page) writes are supported if the master sends several data bytes following a slave register address. The I²C control block then increments the address pointer to the next I²C address, stores the received data and sends an acknowledgement until the master sends the stop condition.

S SLAVEadr W A REGadr[15:8]	A REGadr[7:0]	A DATA	Α	DATA	DATA	A P
Master to Slave	Slave to Maste					
		:1				
S = START condition	A = Acknowledg A* = Not Acknow					
Sr = Repeat START condition P = STOP condition	W = Write	wiedge (NAK)				
	R = Read					

Figure 8. I²C page write (SDA line)

When the host reads data from a register it first has to write access DA7400 with the target register address and then read access DA7400 with a repeated start, or a second start condition. After

Datasheet	Revision 3.2	Feb 8, 2024



NDA Confidential

receiving the data, the host sends a not acknowledge (A*) and terminates the transmission with a stop condition.

S	SLAVEadr	W	А	REGadr[15:8]	А	REGadr[7:0]	А	SR	SL	AVEadr	R	А	DATA A* P				
						о	r										
S	SLAVEadr	W	А	REGadr[15:8]	А	REGadr[7:0]	А	Р	S	SLAVEa	adr	R	Α	DATA		A*	Р
	Ma	ster	to S	lave		Slave to Maste	r										
	S = ST Sr = R P = ST	epea	t ST	ART condition	A	A = Acknowledg A* = Not Acknow V = Write R = Read		ge (N	AK)								

Figure 9. Examples of the I²C byte read (SDA line)

DA7400 supports page reads, this is initiated from the master by sending an acknowledge instead of not acknowledging after receipt of the data word. The I²C control block then increments the address pointer to the next I²C address and sends the data to the master. This enables an unlimited read of data bytes until the master sends a not acknowledge directly after the receipt of data, followed by a subsequent stop condition. If a non-existent I²C address is read out, the DA7400 will return code zero.

S	SLAVEadr W A REGadr[15:	8] A REGadr[7:0]	A S	R SLAVEadr	RA	DATA	Α	•	DATA A	А* Р	
				or							
S	SLAVEadr W A REGadr[15:	8] A REGadr[7:0]	A P	S SLAVE	adr R	A DATA	А		DATA	A*	Ρ
	Master to Slave S = START condition Sr = Repeat START condition P = STOP condition	A = Acknowled A = Acknowled A* = Not Ackno W = Write R = Read	ge	(NAK)							

Figure 10. Examples of I²C page read (SDA line)

6.3.2 Interrupt

An open-drain, active-low interrupt (nIRQ) alerts the host to events occurring within the device. Events can be masked individually to prevent undesired interrupts. Interrupts are cleared by writing to the appropriate event register.

-	
Datas	hoot
Datas	IICCL

7 System Sequencers

7.1 Introduction

The system sequencers control the startup and shutdown sequence of DA7400. They also enable and disable the audio paths in a pop-and-click free manner.

7.2 Features

- Artifact-free audio path enable and disable
- Sequencers and audio paths selectively enabled to save power.

7.3 Block architecture

The system contains two sequencers, a power sequencer, and an audio sequencer. The power sequencer controls the device startup and shutdown sequence. The audio sequencer enables and disables the audio paths, see Figure 11.



Figure 11. System sequencer





7.4 Device startup sequence

The power sequencer controls the system startup and shutdown, see Figure 11. If any of V_{DDA} , V_{DDIO} , or EN are low then DA7400 is in the OFF state and is held in reset.

If the EN pin is asserted (pulled up to V_{DDIO}), EN = 1, the digital LDO and the digital core are enabled, then DA7400 transitions into the STANDBY state. I²C communication is available after the turn on time from OFF to STANDBY (t_{ON_STBY}) has elapsed after asserting the EN pin.

Once the device has been programmed, see Section 15 the device enters the ACTIVE state **only** when an audio path is enabled by the audio sequencer, see Section 7.6.

7.5 Device shutdown sequence

The power sequencer also controls the shutdown sequence, see Figure 11.

If V_{DDA} or V_{DDIO} become unavailable, or the EN pin is deasserted the device enters the OFF state.

NOTE
Moving directly from the ACTIVE state to OFF may result in audible artefacts.

To ensure a pop-and-click free shutdown from the ACTIVE state initiate the STANDBY state via the audio sequencer, see Sections 7.6 and 15.2. Once the device returns to the STANDBY state EN can be deasserted and the device returns to the OFF state.

7.6 Audio sequencer

The audio sequencer sets up the audio paths and initiates the ACTIVE state, see Section 15.2. To enable fast switching between audio applications two sequencer sets are available; for example, switching between SET0 for headphone playback and SET1 for a talk application such as a telephone call. Switching between sets is enabled quickly with one register write.

The active path can include the microphone, headphone, DAC, ADC, microphone bias, DAI, SRC, and digital microphone interfaces, as well as the appropriate SRAM program memory bank (PROG-0 or PROG-1). Paths are ramped on and off to ensure there are no audible artifacts.

DA7400 returns to the STANDBY state when the sequencer switches to a set with no active paths.

NOTE

To avoid audible artifacts do not write to the active sequencer set.





8 Clocking

8.1 Introduction

The DA7400 clocking block consists of a fractional-N phase locked loop (PLL) with sample rate matching (SRM), a 35 MHz internal oscillator, and a clock generator. It provides clocks for each of the key audio blocks, resulting in optimal power consumption and performance.

8.2 Features

- Supports input clock frequencies from 2.5 MHz to 50 MHz
- Fractional-N PLL generating a system clock up to 98.304 MHz
- SRM synchronizing the system clock with WCLK
- Reference clock detection and PLL status reporting
- 35 MHz standby oscillator.

8.3 Block diagram



Figure 12. Clocking block diagram

8.4 Architecture

The clocking block consists of the following sub-blocks:

- PLL, see Section 8.5
- Clock Selector Mux, see Section 8.5.1.1
- Bypass Mux, see Section 8.5.1.5
- Clock Generator, see Section 8.6.

Datasheet

Revision 3.2





8.4.1 **Power supplies**

V_{DDD} supplies digital circuitry, including the SRM and clock generator. An internal supply, derived from V_{DDA}, supplies the PLL, input divider, and internal oscillator.

NOTE

To minimize power consumption from the internal LDO, an external 1.2 V DCDC power supply can be connected. For instructions on how to configure the device for an external digital supply, see AN-AU-075.

8.5 Phase locked loop

The PLL generates the system clock (sys_clk) from a variety of clock sources. When the digital audio interface (DAI) is in Master mode (DA7400 generates bit clock (BCLK) and word clock (WCLK)) the PLL takes its clock input from the master clock (MCLK) pin.

When the DAI is in Slave mode (DA7400 receives BCLK and WCLK), or the DAI is unused, the PLL takes its clock input from MCLK or BCLK. When using BCLK as the PLL reference clock any signal on the MCLK pin is ignored.



Figure 13. PLL block diagram

8.5.1 PLL operation

8.5.1.1 Clock selector mux

The clock selector mux selects one of two clocks as the input to the PLL, see Section 15.3.1:

- MCLK used in Master or Slave mode when MCLK > 2.5 MHz
- BCLK used in Slave mode when BCLK > 2.5 MHz and is continuous.

8.5.1.2 Input divider

The configurable input divider generates a reference clock (ref_clk) for the PLL by dividing the input clock to be between 2.5 MHz to 5 MHz, see Section 15.3.2.

8.5.1.3 Phase detector, loop filter, VCO, and feedback divider

The analog PLL consists of a phase detector, loop filter, voltage-controlled oscillator, and fractional feedback divider. It generates a phase-locked output clock (vco_out) of 180.6336 MHz, 195.942 MHz, or 196.608 MHz depending on the system sample rate (SSR) as shown in Table 20. The SSR is 192 kHz when the sample rate converter is enabled, otherwise it is equal to the DAI sample rate (WCLK), see Section12.3.1.1.

Datas	
Iatae	noot
Datas	ICCL


NDA Confidential

PLL output clock frequency (MHz)	System sample rate (kHz)	DAI sample rate (kHz)
180.6336	11.025, 22.05, 44.1, 88.2, or 176.4	11.025, 22.05, 44.1, 88.2, 176.4, or 352.8
195.942	192	11.025, 22.05, 44.1, 88.2, 176.4, or 352.8
196.608	12, 16, 24, 32, 48, 96, or 192	12, 16, 24, 32, 48, 96, 192, or 384

Table 20: PLL output clock frequencies

8.5.1.4 Divide-by-two

The divide-by-two block reduces the VCO output clock (vco_out) frequency to the required sys_clk frequency of 90.3168 MHz, 97.9712 MHz, or 98.304 MHz.

8.5.1.5 PLL bypass mux

The PLL bypass mux is a glitch-free mux that connects the output of the PLL block to the clock generator when the PLL (and, when applicable, the SRM) is locked. If the PLL (or SRM) is unlocked, or loses lock, the PLL bypass mux will automatically switch to bypass the PLL and clock the device from the internal oscillator see Section 15.3.5.

8.5.2 PLL in Normal mode (SRM disabled)

Program the PLL to run in Normal mode when either of the following conditions are met:

- 1. The DAI is in Master mode.
- 2. The DAI is in Slave mode and BCLK > 2.5 MHz and is continuous.

8.5.2.1 DAI in Master mode using MCLK

When the DAI is in Master mode (DA7400 generates BCLK and WCLK) the PLL takes MCLK as its input and generates the sys_clk required for the selected SSR.

8.5.2.2 DAI in Slave mode using BCLK

When the DAI is in Slave mode and BCLK is greater than 2.5 MHz and continuous, the PLL takes BCLK as its input and generates the appropriate system clock for the selected system sample rate.

8.5.3 PLL in Sample Rate Matching mode

Program the PLL to SRM mode when the DAI is in Slave mode and BCLK < 2.5 MHz or is not continuous, see Section 15.3.4. The SRM locks the PLL to the incoming DAI word clock.

The PLL initially locks to MCLK. When PLL lock is achieved, it phase locks the PLL output to the DAI word clock. Lock time for the combined PLL and SRM is typically 35 ms.

The SRM constantly adjusts the feedback divider to maintain phase lock between the PLL output and the DAI word clock. The SRM detects, within 1 ms, if the SRM or PLL unlocks. In this case, it raises an interrupt, enables the internal oscillator, and switches the PLL into Bypass mode.

DA7400



High Performance Stereo Codec

8.6 Clock generator

The clock generator is responsible for generating all the required clocks. The input to the clock generator is the PLL output if the PLL is locked; otherwise, the internal oscillator is used. All outputs have independent clock gates to minimize power consumption when not in use.



Figure 14. Clock generator block diagram



9 Audio Processing Unit

9.1 Introduction

The DA7400 audio processing unit (APU) applies customizable routing and signal processing to the audio paths. This includes equalization, and sidetone. All audio paths are routed through the APU, see Section 15.4.

The signal processing algorithms run on a custom digital signal processor (DSP) core for optimal power consumption, latency, and audio performance. The algorithms are executed from either of the two banks of SRAM program memory, PROG-0 or PROG-1, see Section 15.4.2.



Figure 15. APU block dependencies

9.2 Features

- Custom DSP for routing and other effects
- Two banks of 2 kB SRAM program memory accessible via I²C

Datasheet

Revision 3.2

DA7400



High Performance Stereo Codec

NDA Confidential

One bank of 2 kB SRAM data memory accessible via I²C.

9.3 Block diagram



Figure 16. APU signal path diagram

9.4 Block architecture

The APU block contains the following sub-blocks:

- DSP, see Section 9.5
- SRAM, see Section 9.6

The APU contains two banks of SRAM program memory, PROG-0 and PROG-1, to support seamless switching between DSP programs. The active memory bank is selected using the system sequencer, see Section 7. The system sequencer automatically ramps up and down the audio paths to ensure switching between DSP programs is done in a pop-and-click free manner.

The DSP sub-block operates at the incoming DAI sample rate, or at 192 kHz to minimize latency if required.

Datasheet

Revision 3.2

DA7400

High Performance Stereo Codec

NDA Confidential

RENESAS

9.4.1 Input signals

The digital data inputs to the APU are as follows:

Connections from DAI:

• Six 24-bit PCM audio data, at 8 kHz to 192 kHz, to DSP

Connections from Signal Generator:

• Two 24-bit PCM audio data, at 8 kHz to 192 kHz, to DSP

Connections from Input Filters:

• Two 24-bit PCM audio data, at 8 kHz to 192 kHz, to DSP

Table 21: APU inputs

APU signal	Description	
lp0	DAI Channel 1	
lp1	DAI Channel 2	
lp2	DAI Channel 3	
lp3	DAI Channel 4	
lp4	DAI Channel 5	
lp5	DAI Channel 6	
lp6	Signal Generator Channel 0	
lp7	Signal Generator Channel 1	
lp8	Input Filters Channel 0	
lp9	Input Filters Channel 1	

9.4.2 Output signals

The digital data outputs from the APU are as follows:

Connections to Output Filters:

• Two 24-bit PCM audio data, at 8 kHz to 192 kHz, from DSP

Connections to DAI/SRC:

• Six 24-bit data, at 8 kHz to 192 kHz, from DSP

Table 22: APU outputs

APU signal	Description
Op0	Headphone Left Output
Op1	Headphone Right Output
Op2	DAI Channel 1
Op3	DAI Channel 2
Op4	DAI Channel 3
Op5	DAI Channel 4
Op6	DAI Channel 5
Op7	DAI Channel 6

Datasheet

Revision 3.2

Feb 8, 2024



9.5 DSP subsystem

The programmable DSP core performs equalization, limiting, and sidetone from ADC to DAC.



Figure 17. DSP connections

The DSP core utilizes a ((24 * 32) + 64)-bit, single-cycle, multiply-accumulate operation with parallel load/store. The DSP does not have support for interrupts, stack, subroutines, and loops. A compiler/linker and an instruction set simulator are not available. The core is programmed using assembly language.

- When the system sample rate is 12, 16, 24, 32, 48, 96, or 192 kHz, the DSP core is clocked at 98.304 MHz.
- When the system sample rate is 11.025, 22.05, 44.1, 88.2, or 176.4 kHz, the DSP core is clocked at 90.3168 MHz.

9.5.1 **DSP** program switching

A program switch is initiated via the system sequencer. During a program switch the active SRAM bank is selected and the non-active SRAM is put in a low-power state and can be reprogrammed via I²C. This allows multiple programs to be stored on the host device and uploaded to the DA7400 as required. To prevent audible artifacts, the program switch fades in and fades out of the active audio channels in the DSP.

9.6 SRAM subsystem

The SRAM subsystem supports three banks of memory, one bank for temporary storage of data variables and two program memory banks for DSP programs, PROG-0 and PROG-1. Each SRAM cell contains 512 words, each word is made up of 4 bytes, resulting in 2 kB per cell and 6 kB in total.

Register address	Block size	Description
0x4000	2 kB	Program memory PROG-0
0x4800	2 kB	Program memory PROG-1
0x5000	2 kB	DSP data memory

Table 23: Memory map

DA7400 provides direct byte-level, and indirect word-level, read and write access of the entire SRAM memory space to the I²C slave.

Datasheet





NDA Confidential

Only the contents of one SRAM program memory bank are used for DSP processing at any one time. While a bank is not being used by the DSP it can be programmed with new information either directly or indirectly, see Section 15.4.2.







10 Input Path

10.1 Introduction

The input path provides the analog input of the DA7400. Two analog microphones can be connected to the input path containing a microphone amplifier followed by the analog-to-digital converter (ADC) and digital filters. The record level can be controlled automatically. A microphone bias LDO (MICBIAS) output is provided to power electret condenser microphones.

10.2 Features

- Stereo microphone or line level input path
- 95 dB dynamic range
- -85 dB THD+N
- Automatic level control.

10.3 Block diagram



Figure 18. Input path block diagram

10.4 Block architecture

The input path consists of two single-ended microphone inputs and the following sub-blocks:

- MICBIAS, see Section 10.5
- Microphone Amplifier, see Section 10.6
- Analog-to-Digital Converter, see Section 10.7
- Input Filters, see Section 10.8
- Automatic Level Control, see Section 10.9
- High-Pass Filter, see Section 10.10.

The output of the input path is 24-bit audio at system sample rate (SSR) connected to the APU.

10.4.1 Input path supplies

The MICBIAS is supplied by V_{DDMB} . The PGA and ADC are supplied by V_{DDA} . The digital filters are supplied by the internal digital supply V_{DDD} which is generated from V_{DDA} .

Data		
1 1212	enc	OT
Data	SIIC	CCL.

Revision 3.2



10.5 Microphone bias

The MICBIAS circuit is supplied by an external supply V_{DDMB} . When enabled, the programmable lowdropout regulator (LDO) in the MICBIAS sets the bias voltage to a level according to the register setting. The MICBIAS LDO requires a dropout of at least 200 mV.

Biasing an analog microphone using the MICBIAS and connecting the microphone to MICL or MICR is illustrated in Figure 19. The value of the resistor R should match the impedance of the microphone. A decoupling capacitor is also required close to the MICBIAS and VDDMB pins.



Figure 19. Analog microphone connection

10.6 Microphone amplifier

The microphone amplifier is a Class-AB PGA with 0 to 30 dB programmable gain in 6 dB steps. The PGA gain is updated on a zero-cross to avoid audible artifacts when the gain is updated, see Section 15.5.

When the ALC functionality is enabled the PGA gain setting is automatically controlled and not user programmable.

10.7 Analog-to-digital converter

Stereo sigma-delta ADCs take the analog signal from the PGA through an anti-aliasing filter and convert it into digital data.

10.8 Input filters

The input filters decimate the incoming data in multiple stages, downsampling the over-sampled ADC data to the system sample rate.

Da	Itas	heet



10.9 Automatic level control

For improved sound recordings of signals with a large volume range, the DA7400 offers a fully configurable ALC for microphone inputs. The ALC can be enabled independently on either of the input channels. The ALC monitors the digital signal within the ADC and adjusts the gains to maintain a constant recording level regardless of the signal level.

When analog microphones are used, the total gain is made up of analog gain in the PGA and digital gain in the input filters. In this case, the ALC can control both the analog and digital gains. When using digital microphones only the digital gain is adjusted.



Operation of the ALC is shown in Figure 20.

Figure 20. ALC operation and parameters

The ALC has a minimum and maximum threshold it intends to keep the signal level within. If the level exceeds the maximum threshold, the ALC decreases the gain at a specified attack rate until the level is within the limits. If the level falls below the minimum threshold, the ALC starts increasing the gain, after a programmable hold time, at a specified release rate. If the output signal is within the specified minimum and maximum levels, the ALC maintains the current gain.

To avoid clipping it is necessary to reduce rapidly increasing waveforms quickly. Therefore, typically the attack rate should be fast. The hold time and using a slower release time prevents unwanted pumping effect in the recording level due to changes in the signal level.

Limits for maximum gain and maximum attenuation for both analog and digital gains can be adjusted.

A recording noise-gate feature is provided to avoid increases in gain when there is no signal. Boosting a signal on which only noise is present may cause a pumping effect on noise and make noise audible. Whenever the level of the signal drops below the noise threshold the channel gain remains constant.

An anti-clip function automatically applies a very fast attack rate when the input signal is close to fullscale. This prevents clipping of the signal by reducing the signal gain at a faster rate than would normally be applied.

10.10 High-pass filter

A programmable digital high-pass filter is provided to filter out low-frequency content. At sample rates greater than 32 kHz these are designed to block DC, at sample rates less than or equal to 32 kHz the filter has higher corner frequencies to suit specific record path requirements, see Section 15.5.3.

Datasheet



11 Output Path

11.1 Introduction

The output path provides the analog audio output of the device. The output filters, DAC and headphone amplifiers have been designed to provide low latency for active noise cancellation applications whilst offering high performance and low power consumption.

11.2 Features

- 115 dB dynamic range
- -90 dB THD+N
- Configurable High-Performance and Low-Power modes
- Wide frequency response
- Stereo Class-G differential headphone driver.

11.3 Block diagram



Figure 21. Output path block diagram

11.4 Output path architecture

The output path consists of the following sub-blocks:

- Output Filters, see Section 11.5
- DACs, see Section 11.6

Datasheet

Revision 3.2

Feb 8, 2024



- Headphone Amplifiers, see Section 11.6
- Headphone Charge Pump, see Section 11.8.

11.4.1 Output path power supplies

 V_{DDD} supplies the digital circuitry in the output filters. V_{DDA} supplies the DACs and headphone charge pump. The headphone charge pump generates positive (HPCP_P) and negative (HPCP_N) power supply rails for the headphone amplifiers.

The power supplies and clocks for disabled sub-blocks are gated to minimize power consumption.

11.5 Output filters

The output filters are positioned between the APU and the DACs and convert the incoming signals from the system sample rate to the DAC sample rate.

Within the output filters there is an optional high-pass filter with a fixed cut-off at (SSR/12820) Hz. This filter is primarily to remove DC components from the output.

The output filters control the fixed gain of the output path; this is used to set the maximum level of the path. The gain can be set between -77.25 dB and +18 dB in 0.375 dB steps, see Section 15.6.1. The output filter gain control automatically balances the digital and analog gain to maximize the dynamic range. Variable gain control, for example volume up and down, is controlled via the APU, see Section 9.

11.6 Digital to analog converter

Each sigma-delta DAC takes the data from the output filters and converts it into an analog signal for the headphone amplifiers. Each DAC is only enabled when the respective headphone path is active.

11.7 Headphone amplifiers

Each of the headphone amplifiers are differential-output drivers, capable of playing 30 mW into a 32 Ω load. The headphone amplifiers operate as Class-G with two-levels where the supply level tracks the output envelope to minimize the power consumption in the path.

The amplifiers are configured to operate differentially which offers excellent common mode noise rejection and vastly improved crosstalk performance compared to single-ended amplifiers.

The headphone loads are connected between HPL_POS and HPL_NEG for the left headphone and between HPR_POS and HPR_NEG for the right.

The headphone amplifier can be set to run in either a High-Performance mode or, a Low-Power mode via the audio sequencer, see Section 7.

11.8 Headphone charge pump

The headphone charge pump (HPCP) generates the positive and negative supplies for the headphone amplifier and is automatically enabled when a headphone path is active.

The headphone charge pump is a dual-rail switched capacitor DC-DC converter requiring one 1 μ F flying capacitor (connected between HPCP_FPOS and HPCP_FNEG) and two 1 μ F reservoir capacitors (connected respectively from HPCP_POS to GND and HPCP_NEG to GND).

The headphone charge pump generates the ± 1.8 V or ± 0.9 V supplies. The charge pump automatically switches between ± 1.8 V and ± 0.9 V depending on the signal level. This reduces power consumption when the signal level is small and prevents distortion when the signal level is high.

Inrush limiting circuitry prevents sudden supply spikes on V_{DDA} at startup and when transitioning between operating modes.

Datasheet



12 Digital Audio Interface

12.1 Introduction

The Digital Audio Interface (DAI) is the main synchronous audio interface between DA7400 and the host processor (host).

12.2 Features

- Bit clock rate up to 24.576 MHz
- PCM sample rate (PCM_WCLK frequency) from 8 kHz to 384 kHz
- Digital signal processing, left-justified, right-justified, and I²S formats
- Time division multiplexed mode
- Configurable frame and word lengths.

12.3 Block diagram



Figure 22. DAI block diagram

12.3.1 Block architecture

The DAI is a four-wire serial interface. Configurable in either Master or Slave mode, it transmits data (such as analog or digital microphone data) from the APU to the host. It also receives digital audio data from the host for processing within the APU, usually for outputting to the headphone. The interface supports several formats and a time division multiplexed (TDM) mode is included to support multiple devices communicating simultaneously on the same bus.

12.3.1.1 Sample rate converter

A sample-rate converter (SRC) sits between the DAI and the APU. The APU operates either at a fixed sample rate of 192 kHz or at the DAI sample rate. When the APU is running at 192 kHz and the

Datasheet	Revision 3.2	Feb 8, 2024

DA7400



High Performance Stereo Codec

DAI sample rate is not 192 kHz the SRC converts the audio data to/from the DAI rate from/to 192 kHz.

12.4 DAI functional description

The DAI is a four-wire serial interface. The pins and signals are mapped as shown in Table 24.

Table 24: DAI pins and signals

Pin	Signal
PCM_BCLK	Bit clock (BCLK)
PCM_WCLK	Word clock (WCLK)
PCM_DATA_IN	Data in from host to DAI (DATA_IN)
PCM_DATA_OUT	Data out from DAI to host (DATA_OUT)

The DAI settings are programmed in conjunction with the master clock (MCLK) frequency and clocking registers.

The internal serialized DAI data is 24 bits wide. Serial data that is not 24 bits wide is either truncated or zero-padded at input to, or at output from, the DAI's internal 24-bit data width. The serial data word length can be programmed to be 16, 20, 24, or 32 bits wide.

In Slave mode DA7400 automatically detects the frame length (number of BCLKs per WCLK). In Master mode the frame length is configurable to be 32, 64, 128, 256, or 512 bits wide, see Section 15.7.1.4.

A configurable offset is available to determine the start of frame for Channel 1. The offset prevents conflict when two or more devices are on the bus.

12.4.1 Master or Slave mode

The DAI operates in either Master mode, see Figure 23, or Slave mode, see Figure 24.





Figure 24. Slave mode

The bit clock (BCLK) samples data coming from the host into the DAI via the PCM_DATA_IN pin and going to the host from the DAI via the PCM_DATA_OUT pin. The word clock (WCLK) is the DAI data sample clock, synchronizing the sample frames for the DAI data channels.

DA7400 provides synchronization clocks, BCLK and WCLK, in Master mode. In Slave mode, BLCK and WCLK must be provided externally.

	 _	_	
		00	
Da			3L -

Revision 3.2

DA7400



High Performance Stereo Codec

NDA Confidential

12.4.2 DAI channels

12.4.2.1 I²S format



Figure 25. I²S format

In I²S format, the start of frame for Channel 1 is on the second falling edge of BCLK after a falling edge of WCLK. The MSB of Channel 1 is valid on the rising edge of BCLK after the start of frame condition.

The start of frame for Channel 2 is on the second falling edge of BCLK after a rising edge of WCLK. The MSB of Channel 2 is valid on the rising edge of BCLK after the start of frame condition.

12.4.2.2 DSP format



Figure 26. DSP format

In DSP format, the rising edge of WCLK starts the data transfer (start of frame) with the Channel 1 data first, immediately followed by Channel 2 data and any subsequent channels. Each data bit is valid on the falling edge of BCLK.

Datasheet	







NDA Confidential

12.4.2.3 Left-justified format



Figure 27. Left-justified format

In left-justified format (LJF), the MSB of Channel 1 is valid on the rising edge of BCLK following the rising edge of WCLK. The MSB of Channel 2 is valid on the rising edge of BCLK following the falling edge of WCLK.

12.4.2.4 Right-justified format



Figure 28. Right-justified format

In right-justified format (RJF), the LSB of the Channel 1 is valid on the rising edge of BCLK preceding the falling edge of WCLK. The LSB of Channel 2 is valid on the rising edge of BCLK preceding the rising edge of the WCLK.



© 2024 Renesas Electronics



NDA Confidential

12.4.3 Time division multiplexing mode





Time division multiplexing (TDM) mode allows multiple devices to communicate on the same bus without conflicting, see Figure 29. The serial data pin is tri-stated whenever the output is not valid to allow other devices on the bus to drive the data line.

TDM mode is available in both Master and Slave mode. TDM mode is an extension of LJF, see Figure 30 or DSP format, see Figure 31.



Figure 30. Two devices in LJF with TDM mode activE

In LJF with TDM mode active, the Device 2 (D2) Channel 1 data is offset by a configurable number of BCLK cycles (D2 Offset) after the rising edge of WCLK. The D2 Channel 2 data is valid for the same number of BLCK cycles (D2 Offset) after the falling edge of WCLK.

Datasheet	Revision 3.2	Feb 8, 2024



NDA Confidential



Figure 31. One device in DSP mode with offset from TDM mode

In DSP format with TDM mode active the start of frame is offset by a configurable number of BCLK cycles (Offset) from the rising edge of WCLK. The Channel 1 data is valid on the first falling edge of BCLK after the start of frame condition. Channel 2 data immediately follows Channel 1 data.

12.5 Sample rate converter



Figure 32. SRC block diagram

The SRC has a receiving (RX) converter (SRC_RX), a transmitting (TX) converter (SRC_TX), and bypass options. The RX and TX paths are automatically enabled or disabled, as required, to save power.

The SRC supports conversion to/from 192 kHz to/from (8, 11.025, 12, 16, 22.05, 24, 32, 44.1, 48, 96, 88.2, 176.4, 352.8, 384) kHz, see Section 15.7.3.

NOTE
352.8 kHz and 384 kHz must always be down-sampled to 192 kHz via the SRC.





13 Digital Microphones Interface

13.1 Introduction

The Digital Microphone Interface (DMIC IF) supports two digital microphones for talk applications. It decodes and routes single-bit pulse-density modulated (PDM) data from external digital microphones (DMIC).

Two DMIC channels are routed to the ADC input filters.

13.2 Features

- Supports two digital microphones
- Master-only interface providing DMIC clock output.

13.3 Block diagram

The DMIC IF block diagram is shown in Figure 33. All signals marked as 0.7056 MHz to 6.144 MHz are PDM streams.



Figure 33. DMIC interface block diagram

13.4 Block architecture

The DMIC interface consists of the following:

- Physical Interface (data input and clock output pins)
- DMIC Router.

13.5 Physical interface

The DMIC IF consists of two data input pins, DMIC_DATA_A and DMIC_DATA_B, and a clock output pin, DMIC_CLK_AB, see Figure 2. The DMIC data inputs support dual data rate, resulting in four physical input streams, of which any two can be routed to the input filters, see Figure 16.

The clock is always an output as the DMIC interface operates in Master mode only. The clock output supports the following frequencies:

- 768.0 kHz, 1.5360, 2.45760, 3.0720, and 6.1440 MHz (when sys_clk = 98.304 MHz)
- 705.6 kHz, 1.4112, 2.25792, 2.8224, and 5.6448 MHz (when sys_clk = 90.3168 MHz).

The DMIC IF pins are supplied by V_{DDIO} and expect incoming DMIC data at V_{DDIO} level.

Detec	40.04
Datas	neer
Datas	



13.5.1 Sampling DMIC data

The DMIC data inputs support dual data rate; therefore, two DMICs can be connected to the DMIC input. The data of one channel is valid on the rising edge of the DMIC clock and the data of the other channel is valid on the falling edge of the DMIC clock.

The sample point is adjusted using register settings and supports a range of digital microphones, setups, and data-valid periods ((ensure that this does not violate the DA7400 setup time or hold time requirements), see Figure 34. Sample point adjustments also compensate for delays due to physical separation of the DMICs.



Figure 34. DMIC interface timing and sampling points

Setup (t_s) time defines the minimum time the data must be settled for prior to the sampling point. Hold time (t_H) is the minimum time after the sampling point that the data must be stable for. The exact timing depends on the DMIC used.

The DMIC sampling point is programmable, the default sampling point is at the active edge of the clock. The available phase shifts are 0°, 36°, 72°, and 108° when using a 2.25792 MHz or 2.4576 MHz clock, and 0°, 45°, 90°, and 135° when using any other DMIC clock frequency see Section 15.9.1.

13.6 DMIC router

De-interleaved DMIC input data signals are routed through a register-configurable router, see Section 15.9.2. The router allows complete freedom in connecting DMIC input data to internal microphone talk (TK) signals, see Figure 35. The talk path is muxed with the ADC in the input filters of the input path block, see Section 10.



Figure 35. DA7400 DMIC interface router

Datasheet	Revision 3.2	Feb 8, 2024

DA7400

High Performance Stereo Codec



NDA Confidential

Datasheet

Revision 3.2



© 2024 Renesas Electronics



NDA Confidential

High Performance Stereo Codec

14 Signal Generator

14.1 Introduction

The DA7400 includes a signal generator to produce, for example, beeps for button presses and comfort noise. The signal generator consists of a tone generator and a noise generator.

14.2 Block diagram



Figure 36. Signal generator block diagram

14.3 Block architecture

The tone generator generates two sine waves, with individually programmable frequencies, and mixes them together at the output. The noise generator generates pseudo-random binary sequences (PRBS) of noise. The output selection is programmable, see Section 15.10. Output paths can be configured as:

- Both paths as tone
- Both paths as noise
- A mixture of noise on one path and tone on the other.

14.3.1 Tone generator

The tone generator contains two sine wave generators (SWG), with independently programmable frequencies (20 Hz to 12 kHz). The configurable output level of the mixed SWG signals ranges from 0 dBFS to -44.5 dBFS in 1.5 dB steps. Alternatively, the tone generator produces a programmable DC level. The signal generator routes the output from the tone generator to both DOUT0 and DOUT1 output paths.

14.3.2 Noise generator

The noise generator contains two independent PRBS generators with adjustable gain. The output of PRBS0 is routed to the DOUT0 output path and the output of PRBS1 is routed to the DOUT1 output

Datasheet	Revision 3.2	Feb 8, 2024





NDA Confidential

path. PRBS0 and PRBS1 generate noise based on individually programmable seed and polynomial settings.





15 **Programming**

15.1 Overview

This section provides a detailed description of the programming requirements for DA7400. There are important features of the device programming to understand before progressing with the detailed programming.

15.1.1 Set switching

Sets are used to achieve seamless (pop-and-click free) operation when changes to multiple registers and bits are required; for example, when a call is answered while playing music. DA7400 uses two sets of duplicated registers (SET0 and SET1) to simultaneously switch audio path configuration, see Figure 37.



SEQ_APPLY_CONFIG_SET0

Figure 37. Set switching

At any given time, only one set is actively controlling operation. Values in the other (inactive) set can be updated without immediately affecting operation. When all changes in the inactive set are complete it can be applied, causing all path configuration elements to be activated in unison, see Section 15.2.

NOTE

Audible artifacts may be produced if the path configuration is changed by writing to the registers in the active set. To prevent this, write to the registers in the inactive set then activate these registers simultaneously using a set switch operation.

15.1.1.1 Set switch operation

When a set switch operation is performed, all paths enabled in the currently active set are cleanly ramped down, then all paths in the next active set are cleanly ramped up. If the currently active set has no paths enabled, then the new active set paths are ramped up immediately. If the new active set has no paths enabled then the currently active set simply ramps down.

Two blocks of SRAM program memory are available, see Section 15.2.1.1, so that set switches with changes to the DSP program are possible (for example when answering a call while playing music). If the memory bank content does not change between set switches, then both sets can be configured to point to the same memory block, see Section 9.6.

Datasheet



NOTE

The sets only include some configuration registers. Updates to shared registers (those not included in the sets; for example, those which control the PLL or DAC settings) are achieved by switching to a set with no paths enabled, updating the set and shared registers required for the new configuration, then switching set again, see Section 15.2.2.

15.1.2 **Programming model**

A device with no audio paths configured in its active set is in the low power STANDBY state. A device that has one or more audio paths configured in its active set is in the ACTIVE state. When the device is first enabled it will enter the STANDBY state with SET0 as the active set.

When a device is in the STANDBY state, it is safe to write to any registers that are not in the active set. The registers can be written to in any order, with a set switch operation being performed last.

When a device is in the ACTIVE state, **only** the registers in the inactive set can be written to safely.

It is recommended that one of the following two programming models are used:

15.1.2.1 Programming model 1: SET0 for STANDBY and SET1 for ACTIVE

This programming model is the simplest approach. In this model, SET1 is always used for audio functionality, and SET0 is used to perform reconfiguration. SET0 registers are never updated from their default values. Switching to SET1 enables the path(s); and switching to SET0 disables the path(s).

15.1.2.2 Programming model 2: flexible

This programming model presents a more complex approach. It uses both SET0 and SET1 to move between different ACTIVE profiles and the STANDBY state quickly and dynamically. Example profile switches could be between music playback, voice call, or others.

To achieve this, the inactive set of registers is reconfigured (including any SRAM memory bank updates) during the ramp-down stage of the active set, see Figure 38.

SEQ_MODE_CTRL_STATUS	SET0 Active	Transition to SET1 (ramp down)	SET1 Active
SEQ_APPLY_CONFIG_SET1			
Configure SET1		SET1 Register Write	

Figure 38. Configuring a new set

15.1.3 Default values

Default values have been assigned to registers to enable configuration with minimal I²C accesses. For example, by default the PLL is configured to accept a 12.288 MHz reference on the MCLK pin. Typically, the blocks requiring the most configuration will be the DAI and DMIC (to assign channels), the PLL (if the reference is not 12.288 MHz), and the Sequencer (to configure sample rates and audio paths).

15.2 Sequencer

This section describes how to program the system sequencer, see Section 7. The sequencer consists of SET0 registers, SET1 registers, and shared (not in SET0 or SET1) registers.

D -	4		- 4
112	tas	nc	OT
Da	Lag		CL.





15.2.1 Set programming

SET0 and SET1 are referred to in this subsection as SET<x>. For example, when describing a register as REGISTER_SET<x>, when x = 0 the corresponding set is SET0 and when x = 1 the corresponding set is SET1.

A set switches when 0x1 is written to register SEQ_APPLY_CONFIG_SET<x>. The SEQ_MODE_CTRL_STATUS register identifies the currently active set, see Section 15.1.1.

NOTE

Audible artifacts may be produced if the path configuration is changed by writing to the registers in the active set. To prevent this, write to the registers in the inactive set then activate these registers simultaneously using a set switch operation.

15.2.1.1 Path setup

The SEQ_INPUT_PATH_SET<x> registers enable or disable the left and right talk microphone paths. The paths include the microphones, the ADC, and the input filters. The path is activated only when the corresponding set is activated, see Section 15.5.

The SEQ_OUTPUT_PATH_SET<x> registers enable or disable the left and right headphone paths. The paths include the headphone amplifier, the DAC, and the output filters. The path is activated only when the corresponding set is activated, see Section 15.5. For details on other output configurations, for example the charge pump and the output gain, see Section 15.6.

The SRAM_SEL_SET<x> bit of the SEQ_DSP_CONFIG_SET <x> registers select which SRAM memory bank (PROG-0 or PROG-1) the APU runs from, see Section 9.4. The APU is only running when the device is in ACTIVE mode.

The SEQ_PERF_MODE_SET<x> registers control the power and performance of the headphone output path when the corresponding set is activated. Setting this register to 0x00 runs the output path in High-Performance mode, setting this register to 0x01 runs the output path in Low Power mode.

The SEQ_MICBIAS_CONFIG_SET<x> register enables or disables the microphone bias during audio bring up when the corresponding set is activated. The microphone bias voltage is selected in the shared register SEQ_MICBIAS_VOLTAGE, see Section 15.2.2.

The SEQ_PCM_CONFIG_SET<x> register enables or disables the PCM digital audio interface (DAI) when the corresponding set is activated. For details of other DAI configurations, for example the data format and channel selection, see Section 15.7.

15.2.2 Shared sequencer registers

The microphone bias voltage is configured by the shared register SEQ_MICBIAS_VOLTAGE and is enabled when the SEQ_MICBIAS_CONFIG_SET<x> register is activated on the corresponding set switch.

The SEQ_SR_CONFIG shared register selects the DAI sample rate and the system sample rate (SSR). The DAI sample rate is set via the PCM_SR bits.

The stereo sample rate converter (SRC) is automatically enabled when the DAI sample rate is either 352.4 kHz or 384 kHz. When the SRC is enabled, the system sample rate (SSR) is 192 kHz regardless of the DAI sample rate. The SRC can be programmed to force the SSR = 192 kHz via the SR192_EN bit in the SEQ_SR_CONFIG register.

The SEQ_MIC_MUTE_CTRL shared register individually mutes and unmutes the left and right analog microphone inputs if they are enabled in the active set, see Section 15.2.1.1

The CLKS_SW_RST generates a software reset, all registers (including those in an active set) are reset to their defaults.

Datasheet



NOTE

The software reset is instant and may cause audio artifacts. Return to the STANDBY state prior to writing to this register. Do not do further writes until the reset is complete and the STANDBY state is reached again.

The CLKS_FSI_FREQ register controls the power and performance of the analog input path when the record path is active. Setting this register to 0x00 runs the ADC at 6 MHz in High-Performance mode, setting this register to 0x01 runs the ADC at 3 MHz in Low-Power mode with a small degradation in audio performance.

15.2.3 Sequencer status monitoring

Three read only registers are provided to monitor the sequencer:

- SEQ_MAIN_SM_STATE shows the current state of the device
- SEQ_MODE_CTRL_STATUS shows the current state of SET<x> including whether a switch is in progress
- SEQ_STATUS_RO returns information on the clocking setup
 - SRC_EN_RO bit indicates whether the SRC is enabled
 - ANC_EN_RO is not applicable to DA7400
 - DSP_SR_RO bits show the current SSR.

15.3 Clocking

When DA7400 is in ACTIVE state, the PLL produces the system clock. When the device is in the STANDBY state the PLL is bypassed and the internal oscillator produces the system clock, see Section 8.5.

15.3.1 Selecting the PLL input clock

There are two inputs to the PLL: MCLK and BCLK. The inputs are selected by the CLK_SEL bits in the PLLD_CONFIG_2 register.

15.3.2 Configuring the input divider

The PLL expects a reference clock (ref_clk) of between 2.5 MHz and 5 MHz. The incoming clock (in_clk) is divided to within this range using the INDIV bits in the PLLD_CONFIG_2 register.

15.3.3 Programming the feedback divider

The feedback divider is programmed to enable the PLL to output the required system clock (sys_clk). DA7400 supports three system clocks depending on the DAI sample rate and SSR, see Section 8.5.1.3.

The feedback divider is a 20-bit value consisting of 13 fractional bits stored in the PLLD_FBDIV_FRAC_B0 and PLLD_FBDIV_FRAC_B1 registers and 7 integer bits stored in the PLLD_FBDIV_INTEG register. The value to be written to these registers is calculated as:

FBDIV = sys_clk * 2 / ref_clk

The fractional component of this value should be multiplied by 2¹³, converted to binary and then written to the PLLD_FBDIV_FRAC_B0 and PLLD_FBDIV_FRAC_B1 registers. The integer component of the FBDIV is converted to binary and written directly to the PLLD_FBDIV_INTEG. For an example calculation of FBDIV and the corresponding register settings, see Section 15.3.6.

15.3.4 Enabling sample rate matching

Enable SRM whenever the DAI is in Slave mode and the PLL input clock is MCLK. The SRM is enabled by setting the PLL_SRM_MODE bits in the PLLD_CONFIG_1 register.

15.3.5 PLL status monitoring

The PLL generates several interrupt events when the PLL and SRM lock or lose lock. The interrupts are read in the PLLD_STATUS register, cleared in the PLLD_EVENT register, and masked in the PLLD_IRQ_MASK register. By default, all the PLL events are masked and do not toggle the nIRQ pin.

15.3.6 PLL calculation example

Follow the steps outlined below to configure the PLL with the following setup:

- 35 MHz MCLK as input clock
- DAI in Master mode
- SSR = 192 kHz
- DAI sample rate = 48 kHz

Configuration steps

- 1. Set CLK_SEL = 0, to set the input clock as MCLK.
- Set bits INDIV = 0x5, to divide the incoming clock by 8 to get a ref_clk in the range of 2.5 MHz to 5 MHz.
- 3. Set bits PLL_SRM_MODE = 0x0 to disable SRM (DAI in Master mode).
- 4. Calculate FBDIV (when DAI rate is 48 kHz, the required system clock is 98.304 MHz, see Section 15.3.3):

FBDIV = (sys_clk * 2) ÷ ref_clk

=> FBDIV (98.304 MHz * 2) ÷ (35 MHz / 8)

=> FBDIV = 44.93897143

- 5. Multiply fractional part => $0.93897143 * 2^{13} = 7692$ (decimal).
- 6. Convert fractional multiplication to binary => 0x1E0C.
- Write fractional values to registers: PLLD_FBDIV_FRAC_B0 = 0x0C. PLLD FBDIV FRAC B1 = 0x1E.
- Write integer value to register PLLD_FBDIV_INTEG = 44 (decimal) = 0x2C.

15.4 Audio processing unit

The audio sequencer controls the enabling and disabling of the APU, see Section 9. Program the registers in the APU before switching the set.

15.4.1 APU gain control

The APU gain control is profile dependent and is typically used to control the output to the headphones. The APU_USER_GAIN_C0_DB and APU_USER_GAIN_C1_DB provide gain control in 1 dB steps for Channels 0 and 1. The APU_USER_GAIN_C0_FINE and APU_USER_GAIN_C1_FINE provide finer gain control in 0.0625 dB steps for Channels 0 and 1.

Datasheet	Revision 3.2	Feb 8, 2024



Changes to the APU gain are linearly ramped at the rate set in the APU_GAIN_RATE register.

15.4.2 Reading and writing memories

The two SRAM program memories, PROG-0 and PROG-1, and the data memory can be written to whenever the device is in the STANDBY or ACTIVE state, see Section 9.6. The memory can be read and written to directly a byte at a time or indirectly a word (4 bytes) at a time via the mailbox for atomic reads and writes.

To write to the SRAM memory banks via the mailbox:

- 1. Write the first address of the data into the APU_ADDR_B0 and APU_ADDR_B1 registers.
- 2. Write the data into the APU_WDATA_B0, APU_WDATA_B1, APU_WDATA_B2, and APU_WDATA_B3 registers.
- 3. Trigger the write by writing 0x1 to the APU_WT register.

To read from the SRAM memory bank via the mailbox:

- 1. Write the first address of the data into the APU_ADDR_B0 and APU_ADDR_B1 registers.
- 2. Trigger the read by writing 0x1 to the APU_RT register.
- 3. Read the data from the APU_RDATA_B0, APU_RDATA_B1, APU_RDATA_B2, and APU_RDATA_B3 registers.

15.4.3 DSP input selection

If channels three to six are required then the APU_FF_MXDSP_C0_SEL, APU_FF_MXDSP_C1_SEL, APU_FB_MXDSP_C0_SEL, APU_FB_MXDSP_C1_SEL registers are used to select these.

15.4.4 DSP status monitoring

The DSP can generate an interrupt event. The interrupt can be read in the APU_STATUS register, can be cleared in the APU_EVENT register, and masked in the APU_IRQ_MASK register. By default, the APU event is masked and does not toggle the nIRQ pin.

15.4.5 DSP programs

Dialog Semiconductor will provide DSP programs. A DSP program is maximum 2 kB long. To load these programs, see Section 15.4.2.

15.5 Input path

The audio sequencer enables and disables the input path, see Section 10. Program the input path registers before switching to an active set, see Section 15.2.

15.5.1 Input filters selection

The input path filters take either the ADC data from the analog microphone inputs or stereo data from a pair of digital microphone inputs. The input selection is made via the INPS_PATH_DATA_SEL register.

15.5.2 Gain control

The input path contains two gain stages, analog gain in the microphone amplifier and digital gain in the input filters. The analog gain is controlled by the INPS_ANALOG_GAIN_CH0 and INPS_ANALOG_GAIN_CH1 registers from 0 dB to +30 dB in 6 dB steps. Analog gain is not available if the input path is using a digital microphone.

Datasheet	Revision 3.2	Feb 8, 2024



The digital gain is controlled by the INPS_DIGITAL_GAIN_CH0 and INPS_DIGITAL_GAIN_CH1 registers from -83.25 dB to +12 dB in 0.75 dB steps.

15.5.3 High-pass filter

An optional DC blocking high-pass filter (HPF) is available. The HPF is enabled by the HPF_EN bit in the INPS_HPF_FILTER_CONFIG register. Set the corner frequency of the filter based on the SSR:

- if SSR ≤ 32 kHz use the HPF LOW CORNER bits in the INPS HPF FILTER CONFIG register
- if SSR > 32 kHz use the HPF_HIGH_CORNER bits in the INPS_HPF_FILTER_CONFIG register

15.5.4 Automatic level control setup

The ALC is enabled for each channel in the INPS_ALC_ENABLE register.

For optimal dynamic range when using analog microphones, configure the ALC to automatically adjust both the analog and digital gains via the INPS_ALC_GAIN_MODE register. When using digital microphones set INPS_ALC_GAIN_MODE to digital only, see Section 10.9.



Figure 39. Gain change thresholds and attack, hold, and decay times

Set the minimum (min) and the maximum (max) input signal thresholds that trigger a gain change by the ALC in the INPS_ALC_MIN_THR and INPS_ALC_MAX_THR registers, see Figure 39.

Although the ALC is controlling the gain of the input path, it does not modify any of the gain registers. These registers are ignored while the ALC is in operation. The minimum and maximum levels of gain that can be applied by the ALC are controlled using the INPS_ALC_DIG_GAIN_LIMITS and INPS_ALC_ANA_GAIN_LIMITS registers.

The rates at which the gain is changed are defined by the attack (atk) and decay (dcy) rates in register INPS_ALC_ATTACK_RELEASE. When attacking, the gain decreases with ALC_ATTACK rate. When decaying, the gain increases with ALC_RELEASE rate.

The hold-time is defined by ALC_HOLD in the INPS_ALC_HOLD register. This controls the length of time that the system maintains the current gain level before starting to decay. This prevents

Datasheet





unwanted changes in the recording level when there is a short-lived spike in input volume; for example, when recording speech.

Typically, the attack rate should be much faster than the decay rate. To avoid clipping it is necessary to reduce rapidly increasing waveforms as quickly as possible, whereas fast release times will result in the signal appearing to pump. The ALC also has an anti-clip function that applies a very fast attack rate when the input signal is close to full scale. This prevents clipping of the signal by reducing the signal gain at a faster rate than would normally be applied. The anti-clip function is enabled in the INPS_ALC_ANTICLIP_ENABLE register, and the trigger threshold is set in the INPS_ALC_ANTICLIP_THR register. This reduces the gain at a rate of 0.034 dB per sample to 0.272 dB per sample depending on the setting in the INPS_ALC_ANTICLIP_STEP register.

A recording noise-gate prevents the gain of the channel increasing when there is no signal, or when only a noise signal is present (noise pumping). When the level of the input signal drops below the noise threshold configured in the INPS_ALC_NOISE_THR register, the channel gain remains constant.

15.5.5 Level detect

The level detect is enabled in the INPS_LVL_DET_EN register. The threshold uses the INPS_ALC_ANTICLIP_THR value as the trigger level.

When the threshold is exceeded the INPS_STATUS register will return 0x1 and an interrupt will be generated on the nIRQ pin. The interrupt is cleared by writing to the INPS_EVENT register, this can be masked by writing to the INPS_IRQ_MASK register.

When the level detect is enabled the ALC is automatically disabled, see Section 15.5.4.

15.6 Output path

The audio sequencer enables and disables the output path, see Section 11. Program the registers in the output path in an inactive set. The new settings only take effect once the set is activated, see Section 15.2.

15.6.1 Fixed gain

The fixed gain of the output path is controlled by the OUTS_FIXED_GAIN register, which applies gain to both the left and right output channels from -77.25 dB to +18 dB in 0.35 dB steps. Set this register to 0x00 to mute the audio output. DA7400 automatically selects the optimal balance of analog and digital gain to maximize dynamic range.

The fixed gain must be set to the desired value prior to activating the headphone outputs via the audio sequencer, see Section 7.6. Variable gain (volume control) of the individual left and right outputs is performed via the APU gain control registers, see Section 15.4.1.

15.6.2 High-pass filter

DC offset is optionally removed from the DAC by a first order HPF. This is enabled in the OUTS_HPF_EN register. The cut-off for this filter depends on the SSR with a frequency of $7.8 \times 10^{-5} \times SSR$; for example, at 48 kHz the filter cut off frequency is 3.744 Hz.

15.6.3 Headphone charge pump

The signal level where the headphone charge pump switches between ± 1.8 V and ± 0.9 V is controlled by the HPCP_V_THRESHOLD register, see Section 11.8. The switching threshold can be configured to be between -2 dBFS and -17 dBFS in 1 dB steps.

Revision 3.2



15.7 Digital audio interface

The audio sequencer enables and disables the DAI, see Section 12. Program the registers in the DAI before switching to an active set. The new settings only take effect once the set is activated, see Section 15.2.

15.7.1 Configuring the DAI

The DA7400 has support for up to 16 slots on the DAI interface. DA7400 uses up to 6 slots, the total number of active slots on the bus is selected in the DAI_SLOT_CNT register.

15.7.1.1 Master/Slave mode

The DAI operates in either Master or Slave clocking mode; set the mode in the DAI_MODE register.

15.7.1.2 Slot count

The incoming and outgoing PCM data on the DAI is configured to transmit on 1 to 16 slots. The number of active slots on the bus is set in the DAI_SLOT_CNT register.

15.7.1.3 Data format

The DAI supports I²S, left-justified, right-justified and DSP data formats, these are selected by the FORMAT bits of the DAI_CONFIG register.

15.7.1.4 Frame length

In Master mode, the FRAME_LEN bits of the DAI_CONFIG register controls the frame length (number of BCLKs per WCLK). The DAI supports 32, 64,128, 256, or 512 BCLKs per WCLK in Master mode. These register bits are ignored in Slave mode.

15.7.1.5 Word length

The DAI_W_LEN register sets the number of bits of valid audio data per channel per frame on the PCM_DATA_OUT and PCM_DATA_IN pins. The DAI supports 16, 20, 24, and 32 bits. Unused bits are zero filled.

15.7.1.6 Data control

Data sampling point

Either edge of BCLK can be used to sample the data. Configure this via the BCLK_POL bit in the DAI_DATA_OUT_CTRL register. Setting BCLK_POL = 0x0 receives data on the rising edge of BCLK and transmits data on the falling edge. Setting BCLK_POL = 0x1 transmits data on the rising edge of BCLK and receives data on the falling edge.

PCM frame start

Either edge of WCLK can be used to define the start of the PCM frame. Configured this via the WCLK_POL bit in the DAI_DATA_OUT_CTRL register:

- for left-justified, right-justified and DSP data formats setting WCLK_POL = 0x0 indicates the start of the PCM frame is on the rising edge and setting WCLK_POL = 0x1 indicates the falling edge
- for I²S data format setting WCLK_POL = 0x0 indicates the start of the PCM frame is on the falling edge and setting WCLK_POL = 0x1 indicates the rising edge.

Multiple devices on data output line

The data out pin (PCM_DATA_OUT) can be set to a high-impedance state when not in use to allow multiple devices to share the same data line.

	-	a la co	-
Di	атач	sne	ет
_			





In the DAI_DATA_OUT_CTRL register:

- Set DATA_OUT_EN = 0x0 or 0x1 to disable all the outputs and make the PCM_DATA_OUT pin high-impedance
- Set DATA_OUT_EN = 0x2 to drive DATA_OUT continuously
- Set DATA_OUT_EN = 0x3 to drive DATA_OUT during enabled slots only.

15.7.1.7 Offset

The DAI offset can be configured to select where Channel 0, and subsequent channels, occur in the frame. The combined value of the DAI_OFFSET_MSB and DAI_OFFSET_LSB registers selects the number of bits after the default data formatting that Channel 0 data starts at, see Figure 30.

15.7.2 DAI channel selection

DA7400 can process up to six channels of audio data on the DAI. The inputs map to the corresponding DSP inputs Ip0 to Ip5, see Section 9.4.1. The outputs map to the corresponding DSP outputs Op2 to Op7, see Section 9.4.2.

The DAI_ADC<x>_CH registers select which slot on the DAI each corresponding channel is inserted on, selecting 0x0 disables the channel.

The DAI_DAC<x>_CH registers select which slot on the DAI each corresponding channel is received from, selecting 0x0 disables the channel.

DA7400 has support for up to 16 slots on the DAI that each channel can occupy.

15.7.3 Sample rate converter

When using the SRC the correct over-sampling ratio must be selected in the SRCRX_OSR_IN and SRCTX_OSR_OUT registers based on the DAI sample rate.

DAI sample rate (kHz)	SRCRX_OSR_IN and SRCTX_OSR_IN settings
8 to 96	0x00
176.4 or 192	0x01
Reserved	0x02
352.8 or 384	0x03

15.8 Digital microphone interface programming

The audio sequencer enables and disables the digital microphone paths. Program the registers in this section before switching to a new active set. The new settings only take effect once the set is activated, see Section 15.2.

15.8.1 DMIC input enable

Each of the two stereo DMIC interfaces are enabled when either of their channels are enabled using the DMIC_<x><n>_EN registers (where x = A or B and n = 0 or 1). When either channel of either DMIC_A or DMIC_B is enabled the DMIC_AB_CLK output will be enabled.

NOTE

The DMIC inputs are only enabled when the system is placed into ACTIVE state via the audio sequencer (see Section 7.6).



15.9 DMIC clock frequency selection

The frequency of the DMIC clocks is controlled via the DMIC_AB_CLK_FREQ_SEL. DMIC_C_CLK_FREQ_SEL register is not applicable to DA7400.

15.9.1 DMIC data sampling point

The DMIC_<x>_CLK_SAMP_PH registers control where the DMIC data is sampled relative to both DMIC clock edges. For most DMIC clock frequencies the sample point is a multiple of 45°, however for DMIC clock frequency of 2.25792 MHz or 2.4576 MHz, the sample point is a multiple of 36° from the clock edge.

15.9.2 DMIC router configuration

Each of the four DMIC inputs can be routed to any of two different internal paths from the DMIC_<xxx>_SEL registers (where xxx = TK0, or TK1). The DMIC_<xxx>_SEL registers (where xxx = FF0, FF1, FB0, or FB1) are not applicable for DA7400.

DMIC_ <xxx>_SEL register setting</xxx>	Selected input
0x0	No connections
0x1	AO
0x2	A1
0x3	ВО
0x4	B1

The TK0 and TK1 signals are routed to the input path filters and may be further programmed, see Section 15.5.

15.10 Signal generator

This chapter describes the programming for the signal generator, see Section 15.10.

15.10.1 Tone generator

The output to the APU is selected by the SWG_SEL bits of the TONEG_CFG2 register.

15.10.1.1 Sine wave generator frequency selection

Each SWG can generate a sine wave at a frequency (FREQ[15:0]) from approximately 1 Hz to 12 kHz according to the programmed 16-bit value.

NOTE

The SWGs should not be programmed with a frequency greater than the Nyquist frequency (SSR/2).

For each SWG, the required generated frequency is set in two 8-bit registers TONEG_FREQ<n>_<x> where n= 1 or 2 (SWG1 and SWG2 respectively), and x = U and L (upper and lower bits).

• SWG1 is set in FREQ1_U = FREQ[15:8] and FREQ1_L = FREQ[7:0]

• SWG2 is set in FREQ2_U = FREQ[15:8] and FREQ2_L = FREQ[7:0]

15.10.1.2 DC output

The tone generator DC output is programmed via the TONEG_DC_OUT register. Select the level in the DC_SEL bits and enable the DC output by setting $DC_EN = 0x1$.

Datasheet	Revision 3.2	Feb 8, 2024







If the SWG_SEL bits have been set to output DC with ramp then, when enabled, the tone generator will perform a ramp to the DC level at the SWG1 rate to avoid generating a DC pop. Disabling the tone generator with these settings will ramp the DC level down at the SWG1 rate.

15.10.1.3 Gain

The gain of the tone generator is configured in the TONEG_GAIN register from 0 dB to -44.5 dB. Gain is not applied if the tone generator is set to output a DC level.

15.10.1.4 Enabling and disabling the tone generator

The tone generator is enabled by writing 0x1 and disabled by writing 0x0 to the START_STOPN bit of the TONEG_CFG2. When stopping the tone generator will continue until the next zero cross to avoid pops and clicks.

15.10.2 Noise generator

The stereo PRBS noise generator has controllable gain, seed, and polynomial for each channel. The PRBS uses two 32-bit Galois format linear-feedback shift registers (LFSR).

15.10.2.1 Seed programming

Each of the two LFSR seeds is programmed by writing to the PRBS_SEED<n>_B<n> registers. Each seed consists of four registers to form a 32-bit word. The seed value is loaded into the LFSR via the PRBS_CLEAR_CTRL register.

15.10.2.2 Polynomial programming

An LFSR of any given size m (bits) can produce every possible state during the period $N = 2^m - 1$ but will do so only if proper feedback terms have been chosen. The polynomial registers' defaults contain a maximum length LFSR feedback term for a 32-bit word.

Each of the two LFSR polynomials can be programmed by writing to the PRBS_POLY<n>_B<n> registers. Each polynomial consists of four registers to form a 32-bit word.

15.10.2.3 Gain

The gain of each of the PRBS outputs is controlled from 0 dB to -144 dB in 6 dB steps via the PRBS_GAIN0_CTRL and PRBS_GAIN1_CTRL registers respectively.

15.10.2.4 Enable and disable

The enabling and disabling of each of the PRBS outputs is controlled via the PRBS_CTRL register. Enabling the PRBS will disable the tone generator if it is enabled. Disabling the PRBS will re-enable the tone generator if it is enabled.



DA7400

NDA Confidential

High Performance Stereo Codec

16 Register Definitions

16.1 Register map

Table 25: Register Map

Addr	Register	7	6	5	4	3	2	1	0	Reset
Sequencer										
Chip IDs										
0x020 0	SEQ_CHIP_ID_HI	CHIP_ID_HI<7:0>								0x26
0x020 1	SEQ_CHIP_ID_LO	CHIP_ID_LO<7:0>								0x69
0x020 2	SEQ_CHIP_VAR	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CHIP_VAR<1:0>		0x02
0x020 3	SEQ_CHIP_REV	CHIP_REV_MAJOR<3:0>				CHIP_REV_MINOR<3:0>				0x00
System Sequencer - SET0										
0x020 6	SEQ_INPUT_PATH_SET0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MICR_EN_SET 0	MICL_EN_SETO	0x00
0x020 7	SEQ_OUTPUT_PATH_SE T0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	HPR_EN_SET0	HPL_EN_SET0	0x00
0x020 8	SEQ_DSP_CONFIG_SET0	Reserved	Reserved	Reserved	SRAM_SEL_SET0	FFR_EN_SET0	FBR_EN_SET0	FFL_EN_SET0	FBL_EN_SET0	0x60
0x020 9	SEQ_FEQ_CONFIG_SET0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FEQ_MODE_SET0<1:0>		0x00
0x020 A	SEQ_PERF_MODE_SET0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LP_MODE_SET 0	0x00
0x020 B	SEQ_MICBIAS_CONFIG_S ET0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MICBIAS_EN_S ET0	0x00
0x020 C	SEQ_PCM_CONFIG_SET0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PCM_EN_SET0	0x00
	Perfection 2.2 Each 9									

Datasheet

Feb 8, 2024
High Performance Stereo Codec

RENESAS

Addr Register 7 6 5 4 3 2 1 0 Reset SEQ APPLY CONFIG SE Reserved Reserved Reserved Reserved Reserved Reserved Reserved APPLY CONFI 0x020 0x01 D **T**0 G SET0 System Sequencer - SET1 SEQ INPUT PATH SET1 MICL EN SET1 0x020 Reserved Reserved Reserved Reserved Reserved Reserved MICR EN SET 0x00 Е 1 0x020 SEQ_OUTPUT_PATH_SE Reserved Reserved Reserved Reserved Reserved HPR_EN_SET1 HPL_EN_SET1 0x00 Reserved F T1 0x021 SEQ_DSP_CONFIG_SET1 Reserved Reserved Reserved SRAM SEL SET1 FFR EN SET1 FBR EN SET1 FFL_EN_SET1 FBL EN SET1 0x70 0 SEQ FEQ CONFIG SET1 FEQ MODE SET1<1:0> 0x021 Reserved Reserved Reserved Reserved 0x00 Reserved Reserved LP MODE SET 0x021 SEQ_PERF_MODE_SET1 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 2 SEQ MICBIAS CONFIG S MICBIAS EN S 0x021 Reserved Reserved Reserved Reserved Reserved Reserved 0x00 Reserved 3 ET1 ET1 0x021 SEQ PCM CONFIG SET1 PCM EN SET1 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 4 SEQ_APPLY_CONFIG_SE APPLY CONFI 0x021 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 G SET1 5 T1 Mode Control Status SEQ MODE CTRL STAT Reserved MODE CTRL STATUS<1:0> 0x021 Reserved Reserved Reserved Reserved Reserved 0x00 6 US **Microphone Bias Configuration** SEQ MICBIAS VOLTAGE Reserved Reserved Reserved Reserved MICBIAS_VOLT<2:0> 0x00 0x021 Reserved 7 **DAI/PCM Interface Sample Rate Configuration** 0x021 SEQ_SR_CONFIG Reserved PCM_SR<4:0> SR192_EN 0x26 Reserved 8 Device Status 0x021 SEQ STATUS RO Reserved DSP SR RO<4:0> ANC EN RO SRC EN RO 0x4C 9

CFR0011-120-00

Datasheet

© 2024 Renesas Electronics

Feb 8. 2024

RENESAS

Addr	Register	7	6	5	4	3	2	1	0	Reset
Main FS	SM Status									
0x021 B	SEQ_MAIN_SM_STATE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MAIN_SM_STAT	E<1:0>	0x00
Audio S	equencer Configuration									
0x021 C	SEQ_MIC_MUTE_CTRL	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MICR_MUTE	MICL_MUTE	0x00
DAI										
DAI Co	nfiguration									
0x030 1	DAI_MODE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	MODE	0x00
0x030 2	DAI_SLOT_CNT	Reserved	Reserved	Reserved	SLOT_CNT<4:0>					0x00
0x030 5	DAI_CONFIG	Reserved	Reserved	Reserved	FRAME_LEN<2:0>			FORMAT<1:0>		0x00
0x030 6	DAI_W_LEN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	W_LEN<1:0>		0x03
0x030 7	DAI_DATA_OUT_CTRL	Reserved	Reserved	TDM_EARLY_RL S	DATA_OUT_EN<1:	0>	Reserved	WCLK_POL	BCLK_POL	0x10
0x030 9	DAI_OFFSET_MSB	Reserved	Reserved	Reserved	Reserved	OFFSET_MSB<	3:0>			0x00
0x030 A	DAI_OFFSET_LSB	OFFSET_LSB<7	:0>							0x00
DAI AD	C Channel Configuration									
0x030 B	DAI_ADC1_CH	Reserved	Reserved	Reserved	ADC1_CH<4:0>					0x00
0x030 C	DAI_ADC2_CH	Reserved	Reserved	Reserved	ADC2_CH<4:0>					0x00
0x030 D	DAI_ADC3_CH	Reserved	Reserved	Reserved	ADC3_CH<4:0>					0x00
0x030 E	DAI_ADC4_CH	Reserved	Reserved	Reserved	ADC4_CH<4:0>					0x00

R	EN	IES	ΔS

NDA Confidential High Performance Stereo Codec 3 2 0 Addr Register 7 6 5 4 1 Reset 0x030 DAI ADC5 CH Reserved Reserved Reserved ADC5_CH<4:0> 0x00 F 0x031 DAI_ADC6_CH Reserved Reserved Reserved ADC6_CH<4:0> 0x00 0 **DAI DAC Channel Configuration** DAI_DAC1_CH 0x031 Reserved Reserved Reserved DAC1_CH<4:0> 0x00 В DAI_DAC2_CH 0x031 Reserved Reserved Reserved DAC2_CH<4:0> 0x00 С 0x031 DAI DAC3 CH DAC3_CH<4:0> 0x00 Reserved Reserved Reserved D 0x031 DAI_DAC4_CH Reserved Reserved Reserved DAC4_CH<4:0> 0x00 Е DAI_DAC5_CH DAC5_CH<4:0> 0x00 0x031 Reserved Reserved Reserved F 0x032 DAI_DAC6_CH Reserved DAC6_CH<4:0> 0x00 Reserved Reserved 0 SRC - RX SRC Configuration SRCRX_OSR_IN OSR_IN<1:0> 0x00 0x041 Reserved Reserved Reserved Reserved Reserved Reserved 6 SRC - TX SRC Configuration SRCTX_OSR_OUT OSR_OUT<1:0> 0x051 Reserved Reserved Reserved Reserved Reserved Reserved 0x00 8 **DMIC Interface DMIC Channel Enables** DMIC_A0_EN Reserved A0 EN 0x00 0x060 Reserved Reserved Reserved Reserved Reserved Reserved 0 DMIC_A1_EN A1_EN 0x060 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00

Feb 8, 2024

Revision 3.2

High Performance Stereo Codec

NDA Confidential

RENESAS

Addr	Register	7	6	5	4	3	2	1	0	Reset
0x060 2	DMIC_B0_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	B0_EN	0x00
0x060 3	DMIC_B1_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	B1_EN	0x00
0x060 4	DMIC_C0_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	C0_EN	0x00
0x060 5	DMIC_C1_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	C1_EN	0x00
DMIC C	lock Frequency Configurat	tion		•		•	•		•	
0x060 6	DMIC_AB_CLK_FREQ_SE L	Reserved	Reserved	Reserved	Reserved	Reserved	AB_CLK_FREQ_	SEL<2:0>		0x00
0x060 7	DMIC_C_CLK_FREQ_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	C_CLK_FREQ_S	EL<2:0>		0x00
DMIC C	lock Sampling Phase Conf	iguration	-				-			
0x060 8	DMIC_A_CLK_SAMP_PH	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	A_CLK_SAMF	2_PH<1:0>	0x00
0x060 9	DMIC_B_CLK_SAMP_PH	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	B_CLK_SAMP	P_PH<1:0>	0x00
0x060 A	DMIC_C_CLK_SAMP_PH	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	C_CLK_SAMF	P_PH<1:0>	0x00
DMIC R	outer Configuration	•		•	•	•	•			
0x060 B	DMIC_FF0_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	FF0_SEL<2:0>			0x00
0x060 C	DMIC_FF1_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	FF1_SEL<2:0>			0x00
0x060 D	DMIC_FB0_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	FB0_SEL<2:0>			0x00
0x060 E	DMIC_FB1_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	FB1_SEL<2:0>			0x00
0x060 F	DMIC_TK0_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	TK0_SEL<2:0>			0x00
0x061 0	DMIC_TK1_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	TK1_SEL<2:0>			0x00

RENESAS

High Performance Stereo Codec

NDA Confidential

Addr	Register	7	6	5	4	3	2	1	0	Reset
Input F	ilters		• •	-			-			
Input F	ilter Configuration									
0x070 0	INPS_PATH_DATA_SEL	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PATH_DATA_S EL	0x00
0x070 1	INPS_HPF_FILTER_CONF IG	Reserved	HPF_EN	HPF_LOW_CORN	ER<2:0>		HPF_HIGH_CORM	NER<1:0>	Reserved	0x40
0x070 2	INPS_ANALOG_GAIN_CH 0	Reserved	Reserved	Reserved	Reserved	Reserved	A_GAIN0<2:0>			0x00
0x070 3	INPS_ANALOG_GAIN_CH 1	Reserved	Reserved	Reserved	Reserved	Reserved	A_GAIN1<2:0>			0x00
0x070 4	INPS_DIGITAL_GAIN_CH0	Reserved	D_GAIN0<6:0>							0x6F
0x070 5	INPS_DIGITAL_GAIN_CH1	Reserved	D_GAIN1<6:0>							0x6F
0x070 6	INPS_DIGITAL_GAIN_RA MP_RATE	Reserved	Reserved	D_GAIN1_RMP_R	ATE<1:0>	Reserved	Reserved	D_GAIN0_RMP_	RATE<1:0>	0x11
ALC Co	onfiguration									
0x070 D	INPS_ALC_ENABLE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ALC1_EN	ALC0_EN	0x00
0x070 E	INPS_ALC_GAIN_MODE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ALC1_GAIN_M ODE	ALC0_GAIN_M ODE	0x00
0x070 F	INPS_ALC_ATTACK_REL EASE	ALC_RELEASE<	3:0>			ALC_ATTACK<	3:0>		-	0x20
0x071 0	INPS_ALC_HOLD	Reserved	Reserved	Reserved	Reserved	ALC_HOLD<3:0	>			0x00
0x071 1	INPS_ALC_NOISE_THR	Reserved	Reserved	ALC_NOISE_THR	<5:0>					0x3F
0x071 2	INPS_ALC_MIN_THR	Reserved	Reserved	ALC_MIN_THR<5:	0>					0x3F
0x071 3	INPS_ALC_MAX_THR	Reserved	Reserved	ALC_MAX_THR<5	:0>					0x00
0x071 4	INPS_ALC_DIG_GAIN_LIM ITS	ALC_D_GAIN_W	IAX<3:0>			ALC_D_GAIN_N	MIN<3:0>			0xCD
Datash	leet			Revi	sion 3.2				Feb	8, 2024

CFR0011-120-00

RENESAS

NDA Confidential

High Performance Stereo Codec Addr Register 7 6 5 4 3 2 1 0 Reset 0x071 INPS ALC ANA GAIN LI Reserved ALC_A_GAIN_MAX<2:0> Reserved ALC_A_GAIN_MIN<2:0> 0x50 MITS 5 ALC_ANTICLIP 0x071 INPS_ALC_ANTICLIP_EN Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x01 6 ABLE _EN 0x071 INPS_ALC_ANTICLIP_TH Reserved ALC ANTICLIP THR < 6:0> 0x73 7 R INPS_ALC_ANTICLIP_STE ALC_ANTICLIP_STEP<1:0> 0x071 Reserved Reserved Reserved Reserved Reserved Reserved 0x00 8 P Level Detection INPS LVL DET EN Reserved LVL DET1 EN LVL DET0 EN 0x00 0x071 Reserved Reserved Reserved Reserved Reserved F Level Detection Interrupt Handling EVT_LVL_DET 0x072 INPS EVENT Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 0 0x072 INPS_STATUS Reserved Reserved Reserved Reserved Reserved Reserved Reserved STA_LVL_DET 0x00 1 INPS IRQ MASK 0x072 Reserved Reserved Reserved Reserved Reserved Reserved Reserved IRQ LVL DET 0x01 2 **Output Filters Output Filter Configuration** OUTS_HPF_EN 0x080 Reserved Reserved Reserved Reserved Reserved Reserved Reserved HPF_EN 0x00 0 0x080 OUTS FIXED GAIN FIXED GAIN<7:0> 0xCF 1 0x080 OUTS_FEQ_CFG Reserved Reserved Reserved FEQ_MODE Reserved Reserved FEQ1_SEL_N FEQ0_SEL_N 0x03 4 Headphone Charge Pump **HPCP** Configuration 0x090 HPCP_V_THRESHOLD V_THRESHOLD<3:0> 0x06 Reserved Reserved Reserved Reserved 0

Datasheet

Revision 3.2

RENESAS

High I	Performance Ster	eo Codec							NDA Confi	dential
Addr	Register	7	6	5	4	3	2	1	0	Reset
Clockin	g and Reset									
Clockin	g Configuration									
0x0A0 0	CLKS_FSI_FREQ	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FSI	0x00
Softwar	e Reset	_								
0x0A0 1	CLKS_SW_RST	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SW_RST	0x00
PLL/SR	Μ									
PLL/SR	M Configuration									
0x0B0 0	PLLD_FBDIV_FRAC_B0	FBDIV_FRAC_E	80<7:0>							0x00
0x0B0 1	PLLD_FBDIV_FRAC_B1	Reserved	Reserved	Reserved	FBDIV_FRAC_B1<	:4:0>				0x00
0x0B0 2	PLLD_FBDIV_INTEG	Reserved	FBDIV_INTEG<6:0)>						0x40
0x0B0 3	PLLD_CONFIG_1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PLL_SRM_MODI	E<1:0>	0x00
0x0B0 4	PLLD_CONFIG_2	INDIV<2:0>			Reserved	Reserved	CLK_SEL<1:0>		OSC_SEL	0x60
PLL/SR	M Interrupt Handling									
0x0B0 5	PLLD_EVENT	Reserved	Reserved	Reserved	EVT_REFCLK_LO SS	EVT_PLL_LOC K	EVT_PLL_LOST_ LOCK	EVT_SRM_LOC K	EVT_SRM_LOS T_LOCK	0x00
0x0B0 6	PLLD_STATUS	Reserved	Reserved	Reserved	STA_REFCLK_LO SS	STA_PLL_LOC K	STA_PLL_LOST_ LOCK	STA_SRM_LOC K	STA_SRM_LOS T_LOCK	0x00
0x0B0 7	PLLD_IRQ_MASK	Reserved	Reserved	Reserved	IRQ_REFCLK_LO SS	IRQ_PLL_LOCK	IRQ_PLL_LOST_L OCK	IRQ_SRM_LOC K	IRQ_SRM_LOS T_LOCK	0x3F
PRBS S	ignal Generator									
PRBS0	Configuration									
0x0C0 0	PRBS_SEED0_B0	SEED0_B0<7:0>								0xFF

Datasheet

Revision 3.2

High Performance Stereo Codec

Addr	Register	7	6	5	4	3	2	1	0	Reset
0x0C0 1	PRBS_SEED0_B1	SEED0_B1<7:0>								0xFF
0x0C0 2	PRBS_SEED0_B2	SEED0_B2<7:0>								0xFF
0x0C0 3	PRBS_SEED0_B3	SEED0_B3<7:0>								0xFF
0x0C0 4	PRBS_POLY0_B0	POLY0_B0<7:0>								0x57
0x0C0 5	PRBS_POLY0_B1	POLY0_B1<7:0>								0x00
0x0C0 6	PRBS_POLY0_B2	POLY0_B2<7:0>								0x00
0x0C0 7	PRBS_POLY0_B3	POLY0_B3<7:0>								0x80
PRBS1	Configuration									·
0x0C0 8	PRBS_SEED1_B0	SEED1_B0<7:0>								0xFF
0x0C0 9	PRBS_SEED1_B1	SEED1_B1<7:0>								0xFF
0x0C0 A	PRBS_SEED1_B2	SEED1_B2<7:0>								0xFF
0x0C0 B	PRBS_SEED1_B3	SEED1_B3<7:0>								0xFF
0x0C0 C	PRBS_POLY1_B0	POLY1_B0<7:0>								0xCC
0x0C0 D	PRBS_POLY1_B1	POLY1_B1<7:0>								0x02
0x0C0 E	PRBS_POLY1_B2	POLY1_B2<7:0>								0x00
0x0C0 F	PRBS_POLY1_B3	POLY1_B3<7:0>								0x80

NDA Confidential

Datasheet

Addr

0x0C1

0x0C1

0x0C8

0x0C8

0x0C8

0x0C8

0x0C8

0x0D0

0x0D0

0

2

3 0x0C8

4

5

9 0x0C8

А

2 0x0C1

3

0 0x0C1

High Performance Stereo Codec 7 5 2 Register 6 4 3 1 0 Reset PRBS Gain PRBS_GAIN0_CTRL Reserved Reserved Reserved GAIN0<4:0> 0x00 PRBS_GAIN1_CTRL Reserved Reserved Reserved GAIN1<4:0> 0x00 PRBS Enable PRBS_CLEAR_CTRL Reserved Reserved Reserved Reserved Reserved Reserved CLEAR0 CLEAR1 0x00 PRBS CTRL Reserved EN0 EN1 0x00 Reserved Reserved Reserved Reserved Reserved Sine Wave Signal Generator **Tone Generator Configuration** TONEG_CFG2 START STOPN Reserved Reserved Reserved Reserved Reserved SWG_SEL<1:0> 0x00 TONEG FREQ1 L FREQ1 L<7:0> 0x55 TONEG_FREQ1_U FREQ1_U<7:0> 0x15 TONEG FREQ2 L FREQ2 L<7:0> 0x00 TONEG_FREQ2_U FREQ2_U<7:0> 0x40 TONEG DC OUT Reserved DC EN Reserved Reserved DC SEL<1:0> Reserved Reserved 0x00 TONEG_GAIN Reserved Reserved Reserved Reserved GAIN<3:0> 0x00 **Analog Peripherals Temperature Interrupt Handling** ANAR_EVENT Reserved EVT_TEMP_SH EVT_TEMP_W 0x00 Reserved Reserved Reserved Reserved Reserved UTD ARN ANAR_STATUS STA_TEMP_SH STA_TEMP_W Reserved Reserved Reserved Reserved Reserved Reserved 0x00 UTD ARN

NDA Confidential

RENESAS

Datasheet

Revision 3.2

RENESAS

7 Addr Register 6 5 4 3 2 1 0 Reset 0x0D0 ANAR IRQ MASK Reserved Reserved Reserved Reserved Reserved Reserved IRQ_TEMP_SH IRQ_TEMP_WA 0x03 2 UTD RN Pad Configuration ANAR_NIRQ_CFG NIRQ_OD_CFG 0x0D5 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x99 8 APU PROG-0 SRAM APU_PROG_RAM0_STAR 0x400 PROG_RAM0_START<7:0> 0x00 0 т. APU PROG RAMO END 0x47F PROG RAM0 END<7:0> 0x00 F PROG-1 SRAM 0x480 APU_PROG_RAM1_STAR PROG_RAM1_START<7:0> 0x00 0 0x4FF APU PROG RAM1 END PROG RAM1 END<7:0> 0x00 F DATA SRAM APU_DATA_RAM_START 0x500 DATA_RAM_START<7:0> 0x00 0 APU_DATA_RAM_END 0x57F DATA_RAM_END<7:0> 0x00 F Mailbox SRAM Access APU_ADDR_B0 ADDR_B0<7:0> 0x00 0x600 0 0x600 APU_ADDR_B1 Reserved Reserved Reserved Reserved Reserved ADDR_B1<2:0> 0x00 1 0x600 APU_WDATA_B0 WDATA_B0<7:0> 0x00 2 0x600 APU_WDATA_B1 WDATA_B1<7:0> 0x00 3 APU_WDATA_B2 WDATA B2<7:0> 0x600 0x00 4 **Datasheet Revision 3.2** Feb 8, 2024

High Performance Stereo Codec

NDA Confidential

High Performance Stereo Codec

Addr	Register	7	6	5	4	3	2	1	0	Reset
0x600 5	APU_WDATA_B3	WDATA_B3<7:0>	•							0x00
0x600 6	APU_RDATA_B0	RDATA_B0<7:0>								0x00
0x600 7	APU_RDATA_B1	RDATA_B1<7:0>								0x00
0x600 8	APU_RDATA_B2	RDATA_B2<7:0>								0x00
0x600 9	APU_RDATA_B3	RDATA_B3<7:0>								0x00
0x600 A	APU_RT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RT	0x00
0x600 B	APU_WT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WΤ	0x00
FEQ HP	F Offset Coefficients									
0x601 0	APU_HPF_OFFSET_FF0_I N_B0	HPF_OFFSET_F	F0_IN_B0<7:0>							0x00
0x601 1	APU_HPF_OFFSET_FF0_I N_B1	HPF_OFFSET_F	F0_IN_B1<7:0>							0x00
0x601 2	APU_HPF_OFFSET_FF0_I N_VALID	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	HPF_OFFSET_ FF0_IN_VALID	0x00
0x601 3	APU_HPF_OFFSET_FF1_I N_B0	HPF_OFFSET_F	F1_IN_B0<7:0>							0x00
0x601 4	APU_HPF_OFFSET_FF1_I N_B1	HPF_OFFSET_F	F1_IN_B1<7:0>							0x00
0x601 5	APU_HPF_OFFSET_FF1_I N_VALID	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	HPF_OFFSET_ FF1_IN_VALID	0x00
0x601 6	APU_HPF_OFFSET_FB0_I N_B0	HPF_OFFSET_F	B0_IN_B0<7:0>							0x00
0x601 7	APU_HPF_OFFSET_FB0_I N_B1	HPF_OFFSET_F	ET_FB0_IN_B1<7:0>							0x00
0x601 8	APU_HPF_OFFSET_FB0_I N_VALID	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	HPF_OFFSET_ FB0_IN_VALID	0x00

NDA Confidential

RENESAS

Datasheet

Revision 3.2

RENESAS

NDA Confidential High Performance Stereo Codec Addr Register 7 6 5 4 3 2 1 0 Reset APU HPF OFFSET FB1 I HPF OFFSET FB1 IN B0<7:0> 0x601 0x00 9 N B0 0x601 APU_HPF_OFFSET_FB1_I HPF OFFSET FB1 IN B1<7:0> 0x00 А N_B1 0x601 APU_HPF_OFFSET_FB1_I HPF_OFFSET_ Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 FB1_IN_VALID в N_VALID **FEQ HPF Offset Coefficients Status** APU HPF OFFSET FF0 0x601 HPF OFFSET FF0 OUT B0<7:0> 0x00 С OUT_B0 APU HPF OFFSET FF0 0x601 HPF OFFSET FF0 OUT B1<7:0> 0x00 D OUT B1 APU HPF OFFSET FF1 0x601 HPF_OFFSET_FF1_OUT_B0<7:0> 0x00 Е OUT B0 APU HPF OFFSET FF1 0x601 HPF_OFFSET_FF1_OUT_B1<7:0> 0x00 F OUT_B1 APU_HPF_OFFSET_FB0_ 0x602 HPF OFFSET FB0 OUT B0<7:0> 0x00 0 OUT B0 APU_HPF_OFFSET_FB0_ 0x602 HPF_OFFSET_FB0_OUT_B1<7:0> 0x00 OUT B1 APU HPF OFFSET FB1 0x602 HPF OFFSET FB1 OUT B0<7:0> 0x00 2 OUT B0 0x602 APU_HPF_OFFSET_FB1_ HPF_OFFSET_FB1_OUT_B1<7:0> 0x00 3 OUT B1 DSP Input Source Selection FF MXDSP CO 0x602 APU FF MXDSP C0 SEL Reserved Reserved Reserved 0x00 Reserved Reserved Reserved Reserved _SEL 4 0x602 FF MXDSP C1 APU FF MXDSP C1 SEL Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 SEL 5 FB MXDSP CO 0x602 APU FB MXDSP CO SEL Reserved Reserved Reserved Reserved 0x00 Reserved Reserved Reserved SEL 6 APU FB MXDSP C1 SEL FB MXDSP C1 0x602 Reserved Reserved Reserved Reserved Reserved Reserved Reserved 0x00 SEL 7

High Performance Stereo Codec

Addr	Register	7	6	5	4	3	2	1	0	Reset
DSP Ga	in									
0x602 8	APU_USER_GAIN_C0_DB	USER_GAIN_C0	_DB<7:0>							0x79
0x602 9	APU_USER_GAIN_C0_FIN E	Reserved	Reserved	Reserved	Reserved	USER_GAIN_C0	_FINE<3:0>			0x00
0x602 A	APU_USER_GAIN_C1_DB	USER_GAIN_C1	_DB<7:0>							0x79
0x602 B	APU_USER_GAIN_C1_FIN E	Reserved	Reserved	Reserved	Reserved	USER_GAIN_C1	_FINE<3:0>			0x00
0x602 C	APU_GAIN_RATE	GAIN_RATE<7:0	>							0x20

85 of 139



NDA Confidential





16.2 Register descriptions

16.2.1 Sequencer

16.2.1.1 Chip IDs

Table 26: SEQ_CHIP_ID_HI (0x0200)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	CHIP_ID_HI	Device identifier (most significant byte).	0x26

Table 27: SEQ_CHIP_ID_LO (0x0201)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	CHIP_ID_LO	Device identifier (least significant byte).	0x69

Table 28: SEQ_CHIP_VAR (0x0202)

Bit	Mode	Symbol	Descript	ion	Reset
[1:0]	RWT	CHIP_VAR	Device v	ariant code	0x0
			Value	Description	
			0x0	DA7400 (Stereo Codec)	
			0x1	DA7401 (Mono Hybrid ANC)	
			0x2	DA7402 (Stereo Hybrid ANC)	
			0x3	Reserved	

Table 29: SEQ_CHIP_REV (0x0203)

Bit	Mode	Symbol	Description	Reset
[7:4]	RO	CHIP_REV_MAJOR	Device revision code (major).	0x0
[3:0]	RO	CHIP_REV_MINOR	Device revision code (minor).	0x0

16.2.1.2 System sequencer - SET0

Table 30: SEQ_INPUT_PATH_SET0 (0x0206)

Bit	Mode	Symbol	Description		Reset
[1]	RW	MICR_EN_SET0	Right mi	Right microphone enable.	
			Value Description		
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	MICL_EN_SET0	Left micr	ophone enable.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Datasheet

Revision 3.2



NDA Confidential

Table 31: SEQ_OUTPUT_PATH_SET0 (0x0207)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	HPR_EN_SET0	Right he	Right headphone enable .	
			Value Description		
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	HPL_EN_SET0	Left head	Iphone enable	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 32: SEQ_DSP_CONFIG_SET0 (0x0208)

Bit	Mode	Symbol	Descript	ion	Reset
[4]	RW	SRAM_SEL_SET0	DSP pro	gram memory (PRAM) profile selection.	0x0
			Value	Description	
			0x0	PROG-0	
			0x1	PROG-1	
[3]	RW	FFR_EN_SET0		nt feedforward microphones enable. Not le to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[2]	RW	FBR_EN_SET0		nt feedback microphones enable. Not le to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[1]	RW	FFL_EN_SET0		feedforward microphones enable. Not le to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	FBL_EN_SET0		feedback microphones enable. Not le to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	





NDA Confidential

High Performance Stereo Codec

Table 33: SEQ_PERF_MODE_SET0 (0x020A)

Bit	Mode	Symbol	Description		Reset
[0]	RW	LP_MODE_SET0	Power versus performance selection.		0x0
			Value Description		
			0x0	High performance	
			0x1	Low power	

Table 34: SEQ_MICBIAS_CONFIG_SET0 (0x020B)

Bit	Mode	Symbol	Description		Reset
[0]	RW	MICBIAS_EN_SET0		Microphone bias (MICBIAS) enabled during audio bring up when input path enabled.	
			Value	Value Description	
			0x0	Disabled	
			0x1	Enabled	

Table 35: SEQ_PCM_CONFIG_SET0 (0x020C)

Bit	Mode	Symbol	Description		Reset
[0]	RW	PCM_EN_SET0	DAI PCM	DAI PCM interface enable.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 36: SEQ_APPLY_CONFIG_SET0 (0x020D)

Bit	Mode	Symbol	Description		Reset
[0]	RW	APPLY_CONFIG_SET0		Write 0x1 to switch from SET1 to SET0. Writing 0x0 has no effect.	
			Value	Value Description	
			0x0	Inactive	
			0x1	Active	

16.2.1.3 System sequencer - SET1

Table 37: SEQ_INPUT_PATH_SET1 (0x020E)

Bit	Mode	Symbol	Descrip	Description		:
[1]	RW	MICR_EN_SET1	Right m	Right microphone enable.		
			Value	Description		
			0x0	Disabled		
			0x1	Enabled		
[0]	RW	MICL_EN_SET1	Left mic	rophone enable.	0x0	
			Value	Description		
Datashe	et		Revisio	on 3.2	Feb 8, 2	024

Datasheet

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x0	Disabled	
			0x1	Enabled	

Table 38: SEQ_OUTPUT_PATH_SET1 (0x020F)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	HPR_EN_SET1	Right he	Right headphone enable.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	HPL_EN_SET1	Left head	dphone enable.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 39: SEQ_DSP_CONFIG_SET1 (0x0210)

Bit	Mode	Symbol	Descript	tion	Reset
[4]	RW	SRAM_SEL_SET1	DSP pro	gram memory (PRAM) profile selection.	0x1
			Value	Description	
			0x0	PROG-0	
			0x1	PROG-1	
[3]	RW	FFR_EN_SET1		ht feedforward microphones enable. Not ole to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[2]	RW	FBR_EN_SET1		ht feedback microphones enable. Not ble to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[1]	RW	FFL_EN_SET1		feedforward microphones enable. Not ble to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	FBL_EN_SET1		ANC left feedback microphones enable. Not applicable to DA7400.	
			Value	Description	

Datasheet

Revision 3.2

Feb 8, 2024

CFR0011-120-00

© 2024 Renesas Electronics



NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x0	Disabled	
			0x1	Enabled	

Table 40: SEQ_PERF_MODE_SET1 (0x0212)

Bit	Mode	Symbol	Description		Reset
[0]	RW	LP_MODE_SET1	Power versus performance selection.		0x0
			Value	Description	
			0x0	High performance	
			0x1	Low power	

Table 41: SEQ_MICBIAS_CONFIG_SET1 (0x0213)

Bit	Mode	Symbol	Description		Reset
[0]	RW	MICBIAS_EN_SET1	Microphone bias (MICBIAS) enabled during audio bring up when input path enabled.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 42: SEQ_PCM_CONFIG_SET1 (0x0214)

Bit	Mode	Symbol	Description		Reset
[0]	RW	PCM_EN_SET1	DAI PCM interface enable.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 43: SEQ_APPLY_CONFIG_SET1 (0x0215)

Bit	Mode	Symbol	Description		Reset
[0]	RW	APPLY_CONFIG_SET1		Write 0x1 to switch from SET0 to SET1. Writing 0x0 has no effect.	
			Value	Description	
			0x0	Inactive	
			0x1	Active	

16.2.1.4 Mode control status

Table 44: SEQ_MODE_CTRL_STATUS (0x0216)

Bit	Mode	Symbol Description		Reset
[1:0]	RO	MODE_CTRL_STATUS	Sequencer SET switching status.	0x0
Datasheet R			Revision 3.2 Fo	eb 8, 2024

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	ion	Reset
			Value	Description	
			0x0	SET0 active	
			0x1	Switching to SET1	
			0x2	Switching to SET0	
			0x3	SET1 active	

16.2.1.5 Microphone bias configuration

Table 45: SEQ_MICBIAS_VOLTAGE (0x0217)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	MICBIAS_VOLT	Microph	one bias (MICBIAS) voltage (V).	0x0
			Value	Description	
			0x0	1.2	
			0x1	1.4	
			0x2	1.6	
			0x3	1.8	
			0x4	2.16	
			0x5	2.4	
			0x6	2.7	
			0x7	2.98	

16.2.1.6 DAI/PCM interface sample rate configuration

Table 46: SEQ_SR_CONFIG (0x0218)

Bit	Mode	Symbol	Descrip	Description	
[5:1]	RW	PCM_SR	DAI PC	/I sample rate (kHz).	0x13
			Value	Description	
			0x0	Reserved	
			0x1	8	
			0x2	11.025	
			0x3	12	
			0x4	Reserved	
			0x5	16	
			0x6	22.05	
			0x7	24	
			0x8	Reserved	
			0x9	32	
			0xA	44.1	

High Performance Stereo Codec



NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0xB	48	
			0xC	Reserved	
			0xD	Reserved	
			0xE	88.2	
			0xF	96	
			0x10	Reserved	
			0x11	Reserved	
			0x12	176.4	
			0x13	192	
			0x14	Reserved	
			0x15	Reserved	
			0x16	352.8	
			0x17	384	
			0x18	Reserved	
			0x19	Reserved	
			0x1A	Reserved	
			0x1B	Reserved	
			0x1C	Reserved	
			0x1D	Reserved	
			0x1E	Reserved	
			0x1F	Reserved	
[0]	RW	SR192_EN	Force sy When dis	stem sample rate (SSR) to 192 kHz. sabled, SSR = PCM_SR.	0x0
			Value	Description	
			0x0	SSR = PCM_SR	
			0x1	SSR = 192 kHz	

16.2.1.7 Device status

Table 47: SEQ_STATUS_RO (0x0219)

Bit	Mode	Symbol	Descript	Description	
[6:2]	RO	DSP_SR_RO	System s	System sample rate (SSR).	
			Value	Description	
			0x0	Reserved	
			0x1	8	
			0x2	11.025	
			0x3	12	

Datasheet

Revision 3.2

High Performance Stereo Codec



NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x4	Reserved	
			0x5	16	
			0x6	22.05	
			0x7	24	
			0x8	Reserved	
			0x9	32	
			0xA	44.1	
			0xB	48	
			0xC	Reserved	
			0xD	Reserved	
			0xE	88.2	
			0xF	96	
			0x10	Reserved	
			0x11	Reserved	
			0x12	176.4	
			0x13	192	
			0x14	Reserved	
			0x15	Reserved	
			0x16	Reserved	
			0x17	Reserved	
			0x18	Reserved	
			0x19	Reserved	
			0x1A	Reserved	
			0x1B	Reserved	
			0x1C	Reserved	
			0x1D	Reserved	
			0x1E	Reserved	
			0x1F	Reserved	
[1]	RO	ANC_EN_RO	feedforwa	nabled (reads 1 when any of the ard or feedback registers are set). Not le to DA7400.	0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RO	SRC_EN_RO	SRC stat	us.	0x0
			Value	Description	
			0x0	Disabled	
Datasheet	t		Revisio	n 3.2	-eb 8, 2024

CFR0011-120-00





NDA Confidential

Bit	Mode	Symbol	Description	Reset
			0x1 Enabled	

16.2.1.8 Main FSM status

Table 48: SEQ_MAIN_SM_STATE (0x021B)

Bit	Mode	Symbol	Description		Reset
[1:0]	RO	MAIN_SM_STATE	Current	Current device state.	
			Value	Description	
			0x0	OFF	
			0x1	BOOT	
			0x2	STANDBY	
			0x3	ACTIVE	

16.2.1.9 Audio sequencer configuration

Table 49: SEQ_MIC_MUTE_CTRL (0x021C)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	MICR_MUTE	Right mi	Right microphone mute.	
			Value Description		
			0x0	Unmuted	
			0x1	Muted	
[0]	RW	MICL_MUTE	Left micr	ophone mute.	0x0
			Value	Description	
			0x0	Unmuted	
			0x1	Muted	

16.2.2 DAI

16.2.2.1 DAI configuration

Table 50: DAI_MODE (0x0301)

Bit	Mode	Symbol	Descript	ion	Reset
[0]	RW	MODE	Selects between Master and Slave clock generation mode for the digital audio interface (DAI).		0x0
			Value	Description	
			0x0	DAI receives clocks (Slave mode)	
			0x1	DAI generates clocks (Master mode)	

Datasheet



NDA Confidential

Table 51: DAI_SLOT_CNT (0x0302)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	SLOT_CNT	The total number of slots on the bus. $0x0 = no slots$ enabled, $0x10 = 16 slots$ (maximum) enabled. Slots 17 to 31 are reserved.	0x0

Table 52: DAI_CONFIG (0x0305)

Bit	Mode	Symbol	Descript	ion	Reset
[4:2]	RW	FRAME_LEN	clock is g to the ap	Master clock generator frame length. The DAI word clock is generated with a 50 % duty cycle according to the applied frame length. This register is ignored when the DAI is in slave mode.	
			Value	Description	
			0x0	32-bit	
			0x1	64-bit	
			0x2	128-bit	
			0x3	256-bit	
			0x4	512-bit	
[1:0]	RW	FORMAT	DAI fram	e format.	0x0
			Value	Description	
			0x0	l²S	
			0x1	Left-justified format (LJF)	
			0x2	Right-justified format (RJF)	
			0x3	DSP	

Table 53: DAI_W_LEN (0x0306)

Bit	Mode	Symbol	Description		Reset
[1:0]	RW	W_LEN		The width of the audio data sent and received over the DAI per channel.	
			Value	Description	
			0x0	16-bits per slot	
			0x1	20-bits per slot	
			0x2	24-bits per slot	
			0x3	32-bits per slot	

Table 54: DAI_DATA_OUT_CTRL (0x0307)

Bit	Mode	Symbol	Description		Reset
[5]	RW	TDM_EARLY_RLS	Configures the timing of the DAI data output in TDM mode.		0x0
			Value	Description	
			0x0	Data is driven until the end of the slot	



NDA Confidential

Bit	Mode	Symbol	Descript	tion	Reset
			0x1	Data is driven until half of BCLK before the end of the slot	
[4:3]	RW	DATA_OUT_EN	DAI outp	out enable.	0x2
			Value	Description	
			0x0	Data output is tristate	
			0x1	Data output is tristate	
			0x2	Data driven on all slots	
			0x3	Data driven only during enabled slots	
[1]	RW	WCLK_POL	The WCLK edge defining the start of the PCM frame. Note: The edge is dependent on the DAI format.		0x0
			Value	Description	
			0x0	Rising (LJF, RJF, DSP), Falling (I2S)	
			0x1	Falling (LJF, RJF, DSP), Rising (I2S)	
[0]	RW	BCLK_POL	The BCLK edge used to sample incoming data (DATA_IN). Outgoing data (DATA_OUT) is driven on the opposite edge.		0x0
			Value	Description	
			0x0	Rising	
			0x1	Falling	

Table 55: DAI_OFFSET_MSB (0x0309)

Bit	Mode	Symbol	Description	Reset
[3:0]	RW	OFFSET_MSB	Most significant 4 bits of the 12-bit OFFSET, which is the number of BCLK cycles offset relative to the normal data formatting. The minimum offset value is 0x0, the maximum is equal to the applied frame length.	0x0

Table 56: DAI_OFFSET_LSB (0x030A)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	OFFSET_LSB	Least significant 8 bits of the 12-bit OFFSET, which is the number of BCLK cycles offset relative to the normal data formatting. The minimum offset value is 0x0, the maximum is equal to the applied frame length.	0x0

16.2.3 DAI ADC channel configuration

Table 57: DAI_ADC1_CH (0x030B)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	ADC1_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC	0x0
Datashee	t		Revision 3.2	Feb 8, 2024



High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description	Reset
			channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	

Table 58: DAI_ADC2_CH (0x030C)

Bit	Mode	Symbol	I Description	
[4:0]	RW	ADC2_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 59: DAI_ADC3_CH (0x030D)

Bit	Mode	Symbol	Description	
[4:0]	RW	ADC3_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 60: DAI_ADC4_CH (0x030E)

Bit	Mode	Symbol	Description	
[4:0]	RW	ADC4_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 61: DAI_ADC5_CH (0x030F)

Bit	Mode	Symbol	Description	
[4:0]	RW	ADC5_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 62: DAI_ADC6_CH (0x0310)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	ADC6_CH	ADC input channel control. Set to 0x0 to disable this channel, any other value allocates this ADC channel to the corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Datasheet

© 2024 Renesas Electronics



NDA Confidential

16.2.3.1 DAI DAC channel configuration

Table 63: DAI_DAC1_CH (0x031B)

Bit	Mode	Symbol	Symbol Description	
[4:0]	RW	DAC1_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 64: DAI_DAC2_CH (0x031C)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	DAC2_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 65: DAI_DAC3_CH (0x031D)

Bit	Mode	Symbol	Symbol Description	
[4:0]	RW	DAC3_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 66: DAI_DAC4_CH (0x031E)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	DAC4_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 67: DAI_DAC5_CH (0x031F)

Bit	Mode	Symbol	nbol Description	
[4:0]	RW	DAC5_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Table 68: DAI_DAC6_CH (0x0320)

Bit	Mode	Symbol	Description	
[4:0]	RW	DAC6_CH	DAC input channel control. Set to 0x0 to disable this DAC channel, any other value allocates this DAC channel to corresponding frame slot. 0x10 (16 slots) is the maximum applicable value (slots 17 to 31 are reserved).	0x0

Datasheet

Revision 3.2



NDA Confidential

16.2.4 SRC - RX

16.2.4.1 SRC configuration

Table 69: SRCRX_OSR_IN (0x0416)

Bit	Mode	Symbol	Description		Reset
[1:0]	RW	OSR_IN	Select SI	Select SRC input oversampling factor.	
			Value Description		
			0x0	1x (8 kHz <= PCM SR <= 96 kHz)	
			0x1	2x (96 kHz < PCM_SR <= 192 kHz)	
			0x2	Reserved	
			0x3	4x (192 kHz < PCM_SR <= 384 kHz)	

16.2.5 SRC - TX

16.2.5.1 SRC configuration

Table 70: SRCTX_OSR_OUT (0x0518)

Bit	Mode	Symbol	Descript	Description	
[1:0]	RW	OSR_OUT	Select o	Select output oversampling factor.	
			Value	Description	
			0x0	1x (8 kHz <= PCM SR <= 96 kHz)	
			0x1	2x (96 kHz < PCM_SR <= 192 kHz)	
			0x2	Reserved	
			0x3	4x (192 kHz < PCM_SR <= 384 kHz)	

16.2.6 DMIC interface

16.2.6.1 DMIC channel enables

Table 71: DMIC_A0_EN (0x0600)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	A0_EN		Enable sampling of DMIC A data on the rising edge of the DMIC clock.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Datasheet

Revision 3.2





NDA Confidential

Table 72: DMIC_A1_EN (0x0601)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	A1_EN		Enable sampling of DMIC A data on the falling edge of the DMIC clock.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 73: DMIC_B0_EN (0x0602)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	B0_EN		Enable sampling of DMIC B data on the rising edge of the DMIC clock.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 74: DMIC_B1_EN (0x0603)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	B1_EN		Enable sampling of DMIC B data on the falling edge of the DMIC clock.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 75: DMIC_C0_EN (0x0604)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	C0_EN		Enable sampling of DMIC C data on the rising edge of the DMIC clock. Not applicable to DA7400.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 76: DMIC_C1_EN (0x0605)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	C1_EN		Enable sampling of DMIC C data on the falling edge of the DMIC clock. Not applicable to DA7400.	
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	





NDA Confidential

16.2.6.2 **DMIC clock frequency configuration**

Table 77: DMIC_AB_CLK_FREQ_SEL (0x0606)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	AB_CLK_FREQ_SEL	Select a DMIC_C	clock frequency (MHz) to drive on LK_AB.	0x0
			Value	Description	
			0x0	6.144	
			0x1	3.072	
			0x2	2.4576	
			0x3	1.536	
			0x4	0.768	
			0x5	Reserved	
			0x6	Reserved	
			0x7	Reserved	

Table 78: DMIC_C_CLK_FREQ_SEL (0x0607)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	C_CLK_FREQ_SEL		Select a clock frequency (MHz) to drive on DMIC_CLK_C. Not applicable to DA7400.	
			Value	Description	
			0x0	6.144	
			0x1	3.072	
			0x2	2.4576	
			0x3	1.536	
			0x4	0.768	
			0x5	Reserved	
			0x6	Reserved	
			0x7	Reserved	

DMIC clock sampling phase configuration 16.2.6.3

Table 79: DMIC_A_CLK_SAMP_PH (0x0608)

Bit	Mode	Symbol	Description	Reset
[1:0]	RW	A_CLK_SAMP_PH	Selects the sampling phase shift (degrees) relative to DMIC A master clock. The phase shift is defined as the multiple of 45 degrees that the sampling clock is delayed relative to the DMIC master clock. In the case of the 2.4576 MHz clock, the phase shift is the multiple of 36 degrees that the sampling clock is delayed relative to the DMIC master clock. Value Description	
Datashe	et		Revision 3.2	eb 8, 202

CFR0011-120-00

© 2024 Renesas Electronics

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0x0	None	
			0x1	36 or 45	
			0x2	72 or 90	
			0x3	108 or 135	

Table 80: DMIC_B_CLK_SAMP_PH (0x0609)

Bit	Mode	Symbol	Descript	ion	Reset
[1:0]	RW	B_CLK_SAMP_PH	to DMIC The phase degrees to the DM MHz cloo degrees	Selects the sampling phase shift (degrees) relative to DMIC B master clock. The phase shift is defined as the multiple of 45 degrees that the sampling clock is delayed relative to the DMIC master clock. In the case of the 2.4576 MHz clock, the phase shift is the multiple of 36 degrees that the sampling clock is delayed relative to the DMIC master clock.	
			Value	Value Description	
			0x0	None	
			0x1	36 or 45	
			0x2	72 or 90	
			0x3	108 or 135	

Table 81: DMIC_C_CLK_SAMP_PH (0x060A)

Bit	Mode	Symbol	Descript	ion	Reset
[1:0]	RW	C_CLK_SAMP_PH	Not appl Selects ti to DMIC The pha degrees to the DM MHz cloo degrees	icable to DA7400. the sampling phase shift (degrees) relative C master clock. se shift is defined as the multiple of 45 that the sampling clock is delayed relative AIC master clock. In the case of the 2.4576 ck, the phase shift is the multiple of 36 that the sampling clock is delayed relative AIC master clock. Description None 36 or 45 72 or 90 108 or 135	0x0

16.2.6.4 DMIC router configuration

Table 82: DMIC_FF0_SEL (0x060B)

Bit	Mode	Symbol	Description	Reset
[2:0]	RW	FF0_SEL	Selects which DMIC input is routed to Channel 0 of the feedforward filter. Not applicable to DA7400.	0x0

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0	
			0x6	DMIC C1	
			0x7	Reserved	

Table 83: DMIC_FF1_SEL (0x060C)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	FF1_SEL		Selects which DMIC input is routed to Channel 1 of the feedforward filter. Not applicable to DA7400.	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0	
			0x6	DMIC C1	
			0x7	Reserved	

Table 84: DMIC_FB0_SEL (0x060D)

Bit	Mode	Symbol	Description		Reset
[2:0]	RW	FB0_SEL		Selects which DMIC input is routed to Channel 0 of the feedback filter. Not applicable to DA7400.	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0	
			0x6	DMIC C1	
			0x7	Reserved	

Datasheet

Revision 3.2



NDA Confidential

Table 85: DMIC_FB1_SEL (0x060E)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	FB1_SEL		Selects which DMIC input is routed to Channel 1 of the feedback filter. Not applicable to DA7400.	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0	
			0x6	DMIC C1	
			0x7	Reserved	

Table 86: DMIC_TK0_SEL (0x060F)

Bit	Mode	Symbol	Descript	ion	Reset
[2:0]	RW	TK0_SEL		Selects which DMIC input is routed to Channel 0 of the talk filter.	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0 (Reserved for DA7400)	
			0x6	DMIC C1 (Reserved for DA7400)	
			0x7	Reserved	

Table 87: DMIC_TK1_SEL (0x0610)

Bit	Mode	Symbol	Description		Reset
[2:0]	RW	TK1_SEL		Selects which DMIC input is routed to Channel 1 of the talk filter.	
			Value	Description	
			0x0	Disabled	
			0x1	DMIC A0	
			0x2	DMIC A1	
			0x3	DMIC B0	
			0x4	DMIC B1	
			0x5	DMIC C0 (Reserved for DA7400)	





NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x6	DMIC C1 (Reserved for DA7400)	
			0x7	Reserved	





High Performance Stereo Codec

NDA Confidential

16.2.7 Input filters

16.2.7.1 Input filter configuration

Table 88: INPS_PATH_DATA_SEL (0x0700)

Bit	Mode	Symbol	Description		Reset
[0]	RW	PATH_DATA_SEL	Selects the data source of the input filters.		0x0
			Value	Description	
			0x0	ADC	
			0x1	DMIC TK	

Table 89: INPS_HPF_FILTER_CONFIG (0x0701)

Bit	Mode	Symbol	Descript	lion	Reset
[6]	RW	HPF_EN	High-pa	ss filter enable.	0x1
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[5:3]	RW	HPF_LOW_CORNER		ss filter 3 dB cut-off (only applies to system rates <= 32 kHz).	0x0
			Value	Description	
			0x0	SSR / 3200	
			0x1	SSR / 320	
			0x2	SSR / 160	
			0x3	SSR / 80	
			0x4	SSR / 53.3	
			0x5	SSR / 40	
			0x6	SSR / 26.7	
			0x7	SSR / 20	
[2:1]	RW	HPF_HIGH_CORNER		ss filter 3 dB cut-off (only applies to system rates > 32 kHz).	0x0
			Value	Description	
			0x0	SSR / 26667	
			0x1	SSR / 12800	
			0x2	SSR / 6400	
			0x3	SSR / 3200	

Table 90: INPS_ANALOG_GAIN_CH0 (0x0702)

Bit	Mode	Symbol	Description	Reset
[2:0]	RW	A_GAIN0	Channel 0 analog gain (dB).	0x0
			Value Description	
Datashee	Datasheet		Revision 3.2 Fo	eb 8, 2024

High Performance Stereo Codec

NDA Confidential

RENESAS

Bit	Mode	Symbol	Descript	Description	
			0x0	0	
			0x1	6	
			0x2	12	
			0x3	18	
			0x4	24	
			0x5	30	
			0x6	30	
			0x7	30	

Table 91: INPS_ANALOG_GAIN_CH1 (0x0703)

Bit	Mode	Symbol	Description		Reset
[2:0]	RW	A_GAIN1	Channel	Channel 1 analog gain (dB).	
			Value	Description	
			0x0	0	
			0x1	6	
			0x2	12	
			0x3	18	
			0x4	24	
			0x5	30	
			0x6	30	
			0x7	30	

Table 92: INPS_DIGITAL_GAIN_CH0 (0x0704)

Bit	Mode	Symbol	Descript	ion	Reset
[6:0]	RW	D_GAIN0	Channel 0 digital gain (dB). Note: this only applies when ALC (ALC0_EN) is disabled.		0x6F
			Value	Value Description	
			0x0	-83.25	
			0x1	-82.5	
				(0.75 * D_GAIN0) - 83.25 dB	
			0x6F	0	
				(0.75 * D_GAIN0) - 83.25 dB	
			0x7E	11.25	
			0x7F	12	





NDA Confidential

High Performance Stereo Codec

Table 93: INPS_DIGITAL_GAIN_CH1 (0x0705)

Bit	Mode	Symbol	Description		Reset
[6:0]	RW	D_GAIN1	Channel 1 digital gain (dB). Note: this only applies when ALC (ALC1_EN) is disabled.		0x6F
			Value	Value Description	
			0x0	-83.25	
			0x1	-82.5	
				(0.75 * D_GAIN1) - 83.25 dB	
			0x6F	0	
				(0.75 * D_GAIN1) - 83.25 dB	
			0x7E	11.25	
			0x7F	12	

Table 94: INPS_DIGITAL_GAIN_RAMP_RATE (0x0706)

Bit	Mode	Symbol	Descript	Description	
[5:4]	RW	D_GAIN1_RMP_RATE	Channel	Channel 1 digital gain ramp rate.	
			Value	Description	
			0x0	Very fast (0.11 ms / dB)	
			0x1	Fast (0.88 ms / dB)	
			0x2	Slow (7.04 ms / dB)	
			0x3	Very slow (14.08 ms / dB)	
[1:0]	RW	D_GAIN0_RMP_RATE	Channel	Channel 0 digital gain ramp rate.	
			Value	Description	
			0x0	Very fast (0.11 ms / dB)	
			0x1	Fast (0.88 ms / dB)	
			0x2	Slow (7.04 ms / dB)	
			0x3	Very slow (14.08 ms / dB)	

16.2.7.2 ALC configuration

Table 95: INPS_ALC_ENABLE (0x070D)

Bit	Mode	Symbol	Description	Reset
[1]	RW	ALC1_EN	Channel 1 ALC enable.	0x0
			Value Description	
			0x0 Disabled	
			0x1 Enabled	
[0]	RW	ALC0_EN	Channel 0 ALC enable.	0x0
			Value Description	

Datasheet

Revision 3.2
RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 96: INPS_ALC_GAIN_MODE (0x070E)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	ALC1_GAIN_MODE	Channel	1 ALC gain mode.	0x0
			Value	Description	
			0x0	Digital only	
			0x1	Digital and analog	
[0]	RW	ALC0_GAIN_MODE	Channel	0 ALC gain mode.	0x0
			Value	Description	
			0x0	Digital only	
			0x1	Digital and analog	

Table 97: INPS_ALC_ATTACK_RELEASE (0x070F)

Bit	Mode	Symbol	Descript	lion	Reset
[7:4]	RW	ALC_RELEASE		ALC release rate. This is the rate in s/dB the ALC increases the gain.	0x2
			Value	Description	
			0x0	29.49 / SSR	
			0x1	58.49 / SSR	
			0x2	117.96 / SSR	
			0x3	235.92 / SSR	
			0x4	471.84 / SSR	
			0x5	943.68 / SSR	
			0x6	1887 / SSR	
			0x7	3774 / SSR	
			0x8	7549 / SSR	
			0x9	15098 / SSR	
			0xA	30197 / SSR	
			0xB	30197 / SSR	
			0xC	30197 / SSR	
			0xD	30197 / SSR	
			0xE	30197 / SSR	
			0xF	30197 / SSR	
[3:0]	RW	ALC_ATTACK		ALC attack rate. This is the rate in s/dB at e ALC decreases the gain.	0x0

Datasheet

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	ion	Reset
			Value	Description	
			0x0	7.37 / SSR	
			0x1	14.745 / SSR	
			0x2	29.49 / SSR	
			0x3	58.49 / SSR	
			0x4	117.96 / SSR	
			0x5	235.92 / SSR	
			0x6	471.84 / SSR	
			0x7	943.68 / SSR	
			0x8	1887 / SSR	
			0x9	3774 / SSR	
			0xA	7549 / SSR	
			0xB	15098 / SSR	
			0xC	30197 / SSR	
			0xD	30197 / SSR	
			0xE	30197 / SSR	
			0xF	30197 / SSR	

Table 98: INPS_ALC_HOLD (0x0710)

Bit	Mode	Symbol	Descript	ion	Reset
[3:0]	RW	ALC_HOLD		Sets the ALC hold time (s). This is the length of time that the ALC waits before releasing.	
			Value	Description	
			0x0	62 / SSR	
			0x1	124 / SSR	
			0x2	248 / SSR	
			0x3	496 / SSR	
			0x4	992 / SSR	
			0x5	1984 / SSR	
			0x6	3968 / SSR	
			0x7	7936 / SSR	
			0x8	15872 / SSR	
			0x9	31744 / SSR	
			0xA	63488 / SSR	
			0xB	126976 / SSR	
			0xC	253952 / SSR	

D	ata	sh	eet	
	αια	311	CCL	

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0xD	507904 / SSR	
			0xE	1015808 / SSR	
			0xF	2031616 / SSR	

Table 99: INPS_ALC_NOISE_THR (0x0711)

Bit	Mode	Symbol	Descript	ion	Reset
[5:0]	RW	ALC_NOISE_THR		Threshold below which input signals will not cause the ALC to change gain (dBFS).	
			Value	Description	
			0x0	0	
			0x1	-1.5	
				-1.5 * ALC_NOISE_THR dBFS	
			0x1F	-46.5	
				-1.5 * ALC_NOISE_THR dBFS	
			0x3E	-93	
			0x3F	-94.5	

Table 100: INPS_ALC_MIN_THR (0x0712)

Bit	Mode	Symbol	Descript	ion	Reset
[5:0]	RW	ALC_MIN_THR	output si below thi	Sets the minimum target amplitude of the ALC output signal (dBFS). If the output signal drops below this level, the ALC will increase the gain until the output signal rises above this level.	
			Value	Description	
			0x0	0	
			0x1	-1.5	
				-1.5 * ALC_MIN_THR dBFS	
			0x1F	-46.5	
				-1.5 * ALC_MIN_THR dBFS	
			0x3E	-93	
			0x3F	-94.5	

Table 101: INPS_ALC_MAX_THR (0x0713)

Bit	Mode	Symbol	Descript	ion	Reset
[5:0]	RW	ALC_MAX_THR	Sets the maximum target amplitude of the ALC output signal (dBFS). If the output signal exceeds this level, the ALC will decrease the gain until the output signal drops below this level. Value Description		0x0
	0x0	0			
Datashee	et	•	Revisio	n 3.2	Feb 8, 2024

Datasheet

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0x1	-1.5	
				-1.5 * ALC_MAX_THR dBFS	
			0x1F	-46.5	
				-1.5 * ALC_MAX_THR dBFS	
			0x34	-78	
			0x35	Reserved	
				Reserved	
			0x3F	Reserved	

Table 102: INPS_ALC_DIG_GAIN_LIMITS (0x0714)

Bit	Mode	Symbol	Descrip	tion	Reset
[7:4]	RW	ALC_D_GAIN_MAX	Sets the maximum amount of gain (dB) applied the ALC. Note: When in digital only mode (ALC_GAIN_MODE = 0x0), ALC_A_GAIN_MAX 0x0. In this case, the maximum available gain i dB.		
			Value	Description	
			0x0	0	
			0x1	6	
			0x2	12	
			0x3	18	
			0x4	24	
			0x5	30	
			0x6	36	
			0x7	42	
			0x8	MIN (48, 42 + ALC_A_GAIN_MAX)	
			0x9	MIN (54, 42 + ALC_A_GAIN_MAX)	
			0xA	MIN (60, 42 + ALC_A_GAIN_MAX)	
			0xB	MIN (66, 42 + ALC_A_GAIN_MAX)	
			0xC	MIN (72, 42 + ALC_A_GAIN_MAX)	
			0xD	Reserved	
			0xE	Reserved	
			0xF	Reserved	
[3:0]	RW	ALC_D_GAIN_MIN	Sets the maximum amount of attenuation (dB) applied by the ALC.		0xD
			Value	Description	
			0x0	0	
			0x1	6	
Datashe	eet		Revisio	on 3.2	Feb 8, 202

CFR0011-120-00

© 2024 Renesas Electronics

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	ion	Reset
			0x2	12	
			0x3	18	
			0x4	24	
			0x5	30	
			0x6	36	
			0x7	42	
			0x8	48	
			0x9	54	
			0xA	60	
			0xB	66	
			0xC	72	
			0xD	78	
			0xE	Reserved	
			0xF	Reserved	

Table 103: INPS_ALC_ANA_GAIN_LIMITS (0x0715)

Bit	Mode	Symbol	Descript	tion	Reset
[6:4] RW		ALC_A_GAIN_MAX		maximum amount of analog gain (dB) by the ALC (mixed analog and digital gain nly).	0x5
			Value	Description	
			0x0	0	
			0x1	6	
			0x2	12	
			0x3	18	
			0x4	24	
			0x5	30	
			0x6	Reserved	
			0x7	Reserved	
[2:0]	RW	ALC_A_GAIN_MIN		minimum amount of analog gain (dB) by the ALC (mixed analog and digital gain nly).	0x0
			Value	Description	
			0x0	0	
			0x1	6	
			0x2	12	
			0x3	18	
			0x4	24	

High Performance Stereo Codec

NDA Confidential

RENESAS

Bit	Mode	Symbol	Description		Reset
			0x5	30	
			0x6	Reserved	
			0x7	Reserved	

Table 104: INPS_ALC_ANTICLIP_ENABLE (0x0716)

Bit	Mode	Symbol	Description		Reset
[0]	RW	ALC_ANTICLIP_EN	Enable the ALC signal anti-clip.		0x1
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 105: INPS_ALC_ANTICLIP_THR (0x0717)

Bit	Mode	Symbol	Descript	ion	Reset
[6:0]	RW	ALC_ANTICLIP_THR	which th represen value of register i	Sets the threshold relative to full-scale (FS) above which the ALC activates anti-clip. The threshold represented by this field setting, where x is the value of the bit-field, is $x = ((x+1)/128)$ FS. This register is also used for the level detect threshold for the RMS level detector.	
			Value	Description	
			0x0	0.0078	
			0x1	0.0156	
			0x2	0.0234	
				0.0078*ALC_ANTICLIP_THR FS	
			0x3F	0.4992	
				0.0078*ALC_ANTICLIP_THR FS	
			0x7D	0.9844	
			0x7E	0.9922	
			0x7F	1	

Table 106: INPS_ALC_ANTICLIP_STEP (0x0718)

Bit	Mode	Symbol	Description		Reset
[1:0]	RW	ALC_ANTICLIP_STEP	Sets the ALC step size (dB) when the output signal exceeds the anticlip threshold level specified in ALC_ANTICLIP_THR. The step size is updated at 4*SSR.		0x0
			Value	Description	
			0x0	0.034	
			0x1	0.068	
			0x2	0.136	

Datasheet

Revision 3.2



High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description	Reset
			0x3 0.272	

16.2.7.3 Level detection

Table 107: INPS_LVL_DET_EN (0x071F)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	LVL_DET1_EN	Channel 1 level-detect enable, when set ALC is disabled. The threshold is set by ALC_ANTICLIP_THR register.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	LVL_DET0_EN	Channel 0 level-detect enable, when set ALC is disabled. The threshold is set by ALC_ANTICLIP_THR register.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

16.2.7.4 Level detection interrupt handling

Table 108: INPS_EVENT (0x0720)

Bit	Mode	Symbol	Description		Reset
[0]	EVENT	EVT_LVL_DET	Indicates a level-detect event.		0x0
			Value	Description	
			0x0	No level-detect event	
			0x1	Level-detect event	

Table 109: INPS_STATUS (0x0721)

Bit	Mode	Symbol	Description		Reset
[0]	RO	STA_LVL_DET	Status of level-detect.		0x0
			Value	Description	
			0x0	Level-detect inactive	
			0x1	Level-detect active	

Table 110: INPS_IRQ_MASK (0x0722)

Bit	Mode	Symbol	Description	Reset
[0]	IRQ_MASK	IRQ_LVL_DET	Mask for level-detect event.	0x1
			Value Description	

Datasheet

Revision 3.2





NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x0	Unmasked	
			0x1	Masked	

16.2.8 Output filters

16.2.8.1 Output filter configuration

Table 111: OUTS_HPF_EN (0x0800)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	HPF_EN	Output path high-pass filter enable.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

Table 112: OUTS_FIXED_GAIN (0x0801)

Bit	Mode	Symbol	Descript	ion	Reset
[7:0]	RW	FIXED_GAIN	Output p	ath user-programmed fixed gain (dB).	0xCF
			Value	Value Description	
			0x0	Muted	
			0x1	-77.25	
			0x2	-76.875	
				(0.375 * FIXED_GAIN) - 77.625 dB	
			0xCF	0	
				(0.375 * FIXED_GAIN) - 77.625 dB	
			0xFE	17.625	
			0xFF	18	

16.2.9 Headphone charge pump

16.2.9.1 HPCP configuration

Table 113: HPCP_V_THRESHOLD (0x0900)

Bit	Mode	Symbol	Description		Reset
[3:0]	RW	V_THRESHOLD	Sets volume threshold at which HPCP switches from VDD/2 output to VDD (dBFS).		0x6
			Value	Description	
			0x0	-2.0	
Datashee	t	-	Revisio	n 3.2	Feb 8, 2024

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x1	-3.0	
			0x2	-4.0	
			0x3	-5.0	
			0x4	-6.0	
			0x5	-7.0	
			0x6	-8.0	
			0x7	-9.0	
			0x8	-10.0	
			0x9	-11.0	
			0xA	-12.0	
			0xB	-13.0	
			0xC	-14.0	
			0xD	-15.0	
			0xE	-16.0	
			0xF	-17.0	

16.2.10 Clocking and reset

16.2.10.1 Clocking configuration

Table 114: CLKS_FSI_FREQ (0x0A00)

Bit	Mode	Symbol	Description		Reset
[0]	RW	FSI	ADC sample rate (MHz). Setting 0x0 (6 MHz) will result in higher audio performance; setting 0x1 (3 MHz) will result in lower power consumption. Value Description		0x0
			0x0	6 (High-Performance mode)	
			0x1	3 (Low-Power mode)	

16.2.10.2 Software reset

Table 115: CLKS_SW_RST (0x0A01)

Bit	Mode	Symbol	Description	Reset
[0]	RW	SW_RST	Writing 0x1 will cause a full reset of digital logic and registers.	0x0
			The DSP must be given time to boot and return to the STANDBY state, before any further register writes.	
			Value Description	

Datasheet





NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0	-	
			1	Reset	

16.2.11 PLL/SRM

16.2.11.1 PLL/SRM configuration

Table 116: PLLD_FBDIV_FRAC_B0 (0x0B00)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	FBDIV_FRAC_B0	Lower fractional bits of the feedback divider value FBDIV[7:0]. The combination of {FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0} forms a 20- bit fixed point PLL multiplier in 7.13 format, with the binary point lying between FBDIV_INTEG and FBDIV_FRAC_B1. The PLL feedback divide ratio = (FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0) / 2^13. Write to all three registers from LSB to MSB (FBDIV_FRAC_B0, FBDIV_FRAC_B1, FBDIV_INTEG) to update the PLL state.	0x0

Table 117: PLLD_FBDIV_FRAC_B1 (0x0B01)

Bit	Mode	Symbol	Description	Reset
[4:0]	RW	FBDIV_FRAC_B1	Upper fractional bits of the feedback divider value FBDIV[12:8]. The combination of {FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0} forms a 20- bit fixed point PLL multiplier in 7.13 format, with the binary point lying between FBDIV_INTEG and	0x0
			FBDIV_FRAC_B1. The PLL feedback divide ratio = (FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0) / 2^13.	
			Write to all three registers from LSB to MSB (FBDIV_FRAC_B0, FBDIV_FRAC_B1, FBDIV_INTEG) to update the PLL state.	

Table 118: PLLD_FBDIV_INTEG (0x0B02)

Bit	Mode	Symbol	Description	Reset
[6:0]	RW	FBDIV_INTEG	Integer value of the feedback divider value FBDIV[19:13]. The combination of {FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0} forms a 20- bit fixed point PLL multiplier in 7.13 format, with the	0x40

Datasheet



NDA Confidential

High Performance Stereo Codec

Bit	Mode	Symbol	Description	Reset
			binary point lying between FBDIV_INTEG and FBDIV_FRAC_B1.	
			The PLL feedback divide ratio = (FBDIV_INTEG, FBDIV_FRAC_B1, FBDIV_FRAC_B0) / 2^13.	
			Write to all three registers from LSB to MSB (FBDIV_FRAC_B0, FBDIV_FRAC_B1, FBDIV_INTEG) to update the PLL state.	

Table 119: PLLD_CONFIG_1 (0x0B03)

Bit	Mode	Symbol	Description		Reset
[1:0]	RW	PLL_SRM_MODE	Sample	Sample rate matching (SRM) enable.	
			Value	Description	
			0x0	Disabled	
			0x1	Reserved	
			0x2	Enabled	
			0x3	Reserved	

Table 120: PLLD_CONFIG_2 (0x0B04)

Bit	Mode	Symbol	Descript	ion	Reset
[7:5]	RW	INDIV	Frequen	cy range of PLL reference clock (MHz).	0x3
			Value	Description	
			0x0	2.5 to 5	
			0x1	5 to 10	
			0x2	Reserved	
			0x3	10 to 20	
			0x4	Reserved	
			0x5	20 to 40	
			0x6	Reserved	
			0x7	40 to 54	
[2:1]	RW	CLK_SEL	PLL refe	rence clock selection.	0x0
			Value	Description	
			0x0	MCLK	
			0x1	PCM_BLCK	
			0x2	Reserved	
			0x3	Reserved	
[0]	RW	OSC_SEL		Force internal oscillator as PLL reference clock (priority over CLK_SEL bits).	
			Value	Description	

Datasheet

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x0	PLL reference is MCLK or BCLK	
			0x1	PLL reference is internal oscillator	

16.2.12 PLL/SRM interrupt handling

Table 121: PLLD_EVENT (0x0B05)

Bit	Mode	Symbol	Descript	Description	
[4]	EVENT	EVT_REFCLK_LOSS	Interrupt	t when reference clock to PLL is lost.	0x0
			Value	Description	
			0x0	Reference clock is active	
			0x1	Reference clock is stopped or out of range	
[3]	EVENT	EVT_PLL_LOCK	Interrupt	when PLL locked to reference clock.	0x0
			Value	Description	
			0x0	PLL not in lock	
			0x1	PLL acquired lock	
[2]	EVENT	EVT_PLL_LOST_LOCK	Interrupt	t when PLL loses lock to reference clock.	0x0
			Value	Description	
			0x0	PLL not in lock	
			0x1	PLL acquired lock	
[1]	EVENT	EVT_SRM_LOCK	Interrupt frequence	t when SRM locked to reference cy.	0x0
			Value	Description	
			0x0	SRM not in lock	
			0x1	SRM achieved lock	
[0]	EVENT	EVT_SRM_LOST_LOCK	Interrupt	t when SRM loses lock.	0x0
			Value	Description	
			0x0	Normal operation	
			0x1	SRM lost lock	

Table 122: PLLD_STATUS (0x0B06)

Bit	Mode	Symbol	Descript	Description	
[4]	RO	STA_REFCLK_LOSS	PLL refe	PLL reference clock status.	
			Value	Description	
			0x0	Reference clock is stopped or out of range	
			0x1	Reference clock is active	
[3]	RO	STA_PLL_LOCK	PLL lock status.		0x0

Datasheet

Revision 3.2

High Performance Stereo Codec

NDA Confidential

RENESAS

Bit	Mode	Symbol	Descript	tion	Reset
			Value	Description	
			0x0	PLL not in lock	
			0x1	PLL acquired lock	
[2]	RO	STA_PLL_LOST_LOCK	PLL lost	lock status.	0x0
			Value	Description	
			0x0	PLL not in lock	
			0x1	PLL acquired lock	
[1]	RO	STA_SRM_LOCK	SRM loc	ck status.	0x0
			Value	Description	
			0x0	SRM not in lock	
			0x1	SRM in lock	
[0]	RO	STA_SRM_LOST_LOCK	SRM loc	k status.	0x0
			Value	Description	
			0x0	SRM not in lock	
			0x1	SRM in lock	

Table 123: PLLD_IRQ_MASK (0x0B07)

Bit	Mode	Symbol	Descript	ion	Reset
[4]	IRQ_MASK	IRQ_REFCLK_LOSS	Mask for	lost reference interrupt.	0x1
			Value	Description	
			0x0	EVT_REFCLK_LOSS interrupt not masked	
			0x1	EVT_REFCLK_LOSS interrupt masked	
[3]	IRQ_MASK	IRQ_PLL_LOCK	Mask for	PLL lock interrupt.	0x1
			Value	Description	
			0x0	EVT_PLL_LOCK interrupt not masked	
			0x1	EVT_PLL_LOCK interrupt masked	
[2]	IRQ_MASK	IRQ_PLL_LOST_LOCK	Mask for	PLL lost lock interrupt.	0x1
			Value	Description	
			0x0	EVT_PLL_LOST_LOCK interrupt not masked	
			0x1	EVT_PLL_LOST_LOCK interrupt masked	
[1]	IRQ_MASK	IRQ_SRM_LOCK	Mask for	SRM lock interrupt.	0x1
			Value	Description	
			0x0	EVT_SRM_LOCK interrupt not masked	

Datasheet

Revision 3.2



High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x1	EVT_SRM_LOCK interrupt masked	
[0]	IRQ_MASK	IRQ_SRM_LOST_LOCK	Mask for SRM lost lock interrupt.		0x1
			Value	Description	
			0x0	EVT_SRM_LOST_LOCK interrupt not masked	
			0x1	EVT_SRM_LOST_LOCK interrupt masked	

16.2.13 PRBS signal generator

16.2.13.1 PRBS0 configuration

Table 124: PRBS_SEED0_B0 (0x0C00)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED0_B0	Bit [7:0] of PRBS0 seed.	0xFF

Table 125: PRBS_SEED0_B1 (0x0C01)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED0_B1	Bit [15:8] of PRBS0 seed.	0xFF

Table 126: PRBS_SEED0_B2 (0x0C02)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED0_B2	Bit [23:16] of PRBS0 seed.	0xFF

Table 127: PRBS_SEED0_B3 (0x0C03)

Bit	Mode	Symbol	Description	
[7:0]	RW	SEED0_B3	Bit [31:24] of PRBS0 seed.	0xFF

Table 128: PRBS_POLY0_B0 (0x0C04)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY0_B0	Bit [7:0] of PRBS0 polynomial.	0x57

Table 129: PRBS_POLY0_B1 (0x0C05)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY0_B1	Bit [15:8] of PRBS0 polynomial.	0x0

Table 130: PRBS_POLY0_B2 (0x0C06)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY0_B2	Bit [23:16] of PRBS0 polynomial.	0x0

Datasheet

Revision 3.2



NDA Confidential

Table 131: PRBS_POLY0_B3 (0x0C07)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY0_B3	Bit [31:24] of PRBS0 polynomial.	0x80

16.2.13.2 PRBS1 configuration

Table 132: PRBS_SEED1_B0 (0x0C08)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED1_B0	Bit [7:0] of PRBS1 seed.	0xFF

Table 133: PRBS_SEED1_B1 (0x0C09)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED1_B1	Bit [15:8] of PRBS1 seed.	0xFF

Table 134: PRBS_SEED1_B2 (0x0C0A)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED1_B2	Bit [23:16] of PRBS1 seed.	0xFF

Table 135: PRBS_SEED1_B3 (0x0C0B)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	SEED1_B3	Bit [31:24] of PRBS1 seed.	0xFF

Table 136: PRBS_POLY1_B0 (0x0C0C)

Bit	Mode	Symbol	Description	
[7:0]	RW	POLY1_B0	Bit [7:0] of PRBS1 polynomial.	0xCC

Table 137: PRBS_POLY1_B1 (0x0C0D)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY1_B1	Bit [15:8] of PRBS1 polynomial.	0x2

Table 138: PRBS_POLY1_B2 (0x0C0E)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	POLY1_B2	Bit [23:16] of PRBS1 polynomial.	0x0

Table 139: PRBS_POLY1_B3 (0x0C0F)

Bit	Mode	Symbol	Symbol Description	
[7:0]	RW	POLY1_B3	Bit [31:24] of PRBS1 polynomial.	0x80

Datasheet



NDA Confidential

16.2.13.3 PRBS gain

Table 140: PRBS_GAIN0_CTRL (0x0C10)

Bit	Mode	Symbol	Descript	ion	Reset
[4:0]	RW	GAIN0	PRBS0 g	jain (dB).	0x0
			Value	Description	
			0x0	0	
			0x1	-6	
			0x2	-12	
			0x3	-18	
			0x4	-24	
			0x5	-30	
			0x6	-36	
			0x7	-42	
			0x8	-48	
			0x9	-54	
			0xA	-60	
			0xB	-66	
			0xC	-72	
			0xD	-78	
			0xE	-84	
			0xF	-90	
			0x10	-96	
			0x11	-102	
			0x12	-108	
			0x13	-114	
			0x14	-120	
			0x15	-126	
			0x16	-132	
			0x17	-138	
			0x18	-144	
			0x19	Reserved	
			0x1A	Reserved	
			0x1B	Reserved	
			0x1C	Reserved	
			0x1D	Reserved	
			0x1E	Reserved	

-			
п	ata	sh	eet
	uu	911	CCL

Revision 3.2



High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description	Reset
			0x1F Reserved	

Table 141: PRBS_GAIN1_CTRL (0x0C11)

Bit	Mode	Symbol	Descrip	tion	Reset
[4:0]	RW	GAIN1	PRBS1	Gain (dB).	0x0
			Value	Description	
			0x0	0	
			0x1	-6	
			0x2	-12	
			0x3	-18	
			0x4	-24	
			0x5	-30	
			0x6	-36	
			0x7	-42	
			0x8	-48	
			0x9	-54	
			0xA	-60	
			0xB	-66	
			0xC	-72	
			0xD	-78	
			0xE	-84	
			0xF	-90	
			0x10	-96	
			0x11	-102	
			0x12	-108	
			0x13	-114	
			0x14	-120	
			0x15	-126	
			0x16	-132	
			0x17	-138	
			0x18	-144	
			0x19	Reserved	
			0x1A	Reserved	
			0x1B	Reserved	
			0x1C	Reserved	
			0x1D	Reserved	

Datasheet

Revision 3.2





NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x1E	Reserved	
			0x1F	Reserved	

16.2.13.4 PRBS enable

Table 142: PRBS_CLEAR_CTRL (0x0C12)

Bit	Mode	Symbol	Description		Reset
[1]	RW	CLEAR0	Load PR	BS0 with PRBS0_SEED[31:0].	0x0
			Value	Description	
			0x0	-	
			0x1	Load	
[0]	RW	CLEAR1	Load PRBS1 with PRBS0_SEED[31:0].		0x0
			Value	Description	
			0x0	-	
			0x1	Load	

Table 143: PRBS_CTRL (0x0C13)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	RW	ENO	Enable PRBS0. Note: Enabling PRBS0 will take priority over the tone generator.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	
[0]	RW	EN1	Enable PRBS1. Note: Enabling PRBS1 will take priority over the tone generator.		0x0
			Value	Description	
			0x0	Disabled	
			0x1	Enabled	

16.2.14 Sine wave signal generator

16.2.14.1 Tone generator configuration

Table 144: TONEG_CFG2 (0x0C81)

Bit	Mode	Symbol	Description			Reset
[7]	RW	START_STOPN	Tone generator start and stop.		0x0	
			Value	Description		
			0x0	STOP		
Datasheet Revision 3.		n 3.2	Fe	eb 8, 2024		

CFR0011-120-00

© 2024 Renesas Electronics



High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description		Reset
			0x1	START	
[1:0]	RW	SWG_SEL	Sine way	Sine wave configuration.	
			Value	Description	
			0x0	SWG1+SWG2	
			0x1	SWG1	
			0x2	SWG2	
			0x3	SWG1 DC with inverted cosine ramp	

Table 145: TONEG_FREQ1_L (0x0C82)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	FREQ1_L	SWG1 frequency, lower byte.	0x55
			{FREQ1_U, FREQ1_L} = 2^24*(fout / CLK_TG)	

Table 146: TONEG_FREQ1_U (0x0C83)

Bit	Mode	Symbol	Description	
[7:0]	RW	FREQ1_U	SWG1 frequency, upper byte.	
			{FREQ1_U, FREQ1_L} = 2^24*(fout / CLK_TG)	

Table 147: TONEG_FREQ2_L (0x0C84)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	FREQ2_L	SWG2 frequency, lower byte.	0x0
			{FREQ1_U, FREQ1_L} = 2^24*(fout / CLK_TG)	

Table 148: TONEG_FREQ2_U (0x0C85)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	FREQ2_U	SWG2 frequency, upper byte.	0x40
			{FREQ1_U, FREQ1_L} = 2^24*(fout / CLK_TG)	

Table 149: TONEG_DC_OUT (0x0C89)

Bit	Mode	Symbol	Description		Reset
[5:4]	RW	DC_SEL	DC outp	DC output level.	
			Value	Description	
			0x0	0x000000 (Zero)	
			0x1	0x400000 (+half-scale)	
			0x2	0x800000(-full-scale)	
			0x3	0xC00000(-half-scale)	

Datasheet

Revision 3.2



NDA Confidential

Bit	Mode	Symbol	Description		Reset
[0]	RW	DC_EN		Force DC output enable. Note: Gain does not apply to DC values.	
			Value	Description	
			0x0	Sine	
			0x1	DC	

Table 150: TONEG_GAIN (0x0C8A)

Bit	Mode	Symbol	Descrip	tion	Reset
[3:0]	RW	GAIN	Gain ap Note: G	plied to output (dBFS). ain does not apply to DC values.	0x0
			Value	Description	
			0x0	0	
			0x1	-2.5	
			0x2	-6	
			0x3	-8.5	
			0x4	-12	
			0x5	-14.5	
			0x6	-18	
			0x7	-20.5	
			0x8	-24	
			0x9	-26.5	
			0xA	-30	
			0xB	-32.5	
			0xC	-36	
			0xD	-38.5	
			0xE	-42	
			0xF	-44.5	

16.2.15 Analog peripherals

16.2.15.1 Temperature interrupt handling

Table 151: ANAR_EVENT (0x0D00)

Bit	Mode	Symbol	Description		Reset
[1]	EVENT	EVT_TEMP_SHUTD	Over-temperature shutdown warning.		0x0
			Value	Description	
			0x0	Not triggered	
			0x1	Triggered	

Datasheet

Revision 3.2



NDA Confidential

Bit	Mode	Symbol	Descript	ion	Reset
[0]	EVENT	EVT_TEMP_WARN		perature warning. ut down device if triggered.	0x0
			Value	Description	
			0x0	Not triggered	
			0x1	Triggered	

Table 152: ANAR_STATUS (0x0D01)

Bit	Mode	Symbol	Descrip	tion	Reset
[1]	RO	STA_TEMP_SHUTD	Status o	Status of over-temperature shutdown warning.	
			Value	Description	
			0x0	Temperature < 125 °C	
			0x1	Temperature > 125 °C	
[0]	RO	STA_TEMP_WARN	Status o	f high temperature warning.	0x0
			Value	Description	
			0x0	Temperature < 85 °C	
			0x1	Temperature > 85 °C	

Table 153: ANAR_IRQ_MASK (0x0D02)

Bit	Mode	Symbol	Descript	ion	Reset
[1]	IRQ_MASK	IRQ_TEMP_SHUTD	Mask for interrupt	over-temperature shutdown warning	0x1
			Value	Description	
			0x0	Not masked	
			0x1	Masked	
[0]	IRQ_MASK	IRQ_TEMP_WARN	Mask for	high temperature warning interrupt.	0x1
			Value	Description	
			0x0	Not masked	
			0x1	Masked	

16.2.15.2 Pad configuration

Table 154: ANAR_NIRQ_CFG (0x0D58)

Bit	Mode	Symbol	Descript	Description	
[7]	RW	NIRQ_OD_CFG	Pad drive control.		0x1
			Value	Description	
			0x0	Push-pull	
			0x1	Open drain	

Datasheet





16.2.16 APU

16.2.16.1 PROG-0 SRAM

Table 155: APU_PROG_RAM0_START (0x4000)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	PROG_RAM0_START	Start byte of PROG-0 SRAM (least significant byte).	0x0

Table 156: APU_PROG_RAM0_END (0x47FF)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	PROG_RAM0_END	End byte of PROG-0 SRAM (most significant byte).	0x0

16.2.16.2 PROG-1 SRAM

Table 157: APU_PROG_RAM1_START (0x4800)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	PROG_RAM1_START	Start byte of PROG-1 SRAM (least significant byte).	0x0

Table 158: APU_PROG_RAM1_END (0x4FFF)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	PROG_RAM1_END	End byte of PROG-1 SRAM (most significant byte).	0x0

16.2.16.3 DATA SRAM

Table 159: APU_DATA_RAM_START (0x5000)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	DATA_RAM_START	Start byte of Data SRAM (least significant byte).	0x0

Table 160: APU_DATA_RAM_END (0x57FF)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	DATA_RAM_END	End byte of Data SRAM (most significant byte).	0x0

16.2.16.4 Mailbox SRAM access

Table 161: APU_ADDR_B0 (0x6000)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	ADDR_B0	Lower byte of address for mailbox access of SRAM.	0x0

Datasheet





NDA Confidential

Table 162: APU_ADDR_B1 (0x6001)

Bit	Mode	Symbol	Description	Reset
[2:0]	RW	ADDR_B1	Upper byte of address for mailbox access of SRAM.	0x0

Table 163: APU_WDATA_B0 (0x6002)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	WDATA_B0	Byte 0 of data for mailbox write to SRAM.	0x0

Table 164: APU_WDATA_B1 (0x6003)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	WDATA_B1	Byte 1 of data for mailbox write to SRAM.	0x0

Table 165: APU_WDATA_B2 (0x6004)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	WDATA_B2	Byte 2 of data for mailbox write to SRAM.	0x0

Table 166: APU_WDATA_B3 (0x6005)

Bit	Mode	Symbol	Description	Reset
[7:0]	RW	WDATA_B3	Byte 3 of data for mailbox write to SRAM.	0x0

Table 167: APU_RDATA_B0 (0x6006)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	RDATA_B0	Byte 0 of data for mailbox read from SRAM.	0x0

Table 168: APU_RDATA_B1 (0x6007)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	RDATA_B1	Byte 1 of data for mailbox read from SRAM.	0x0

Table 169: APU_RDATA_B2 (0x6008)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	RDATA_B2	Byte 2 of data for mailbox read from SRAM.	0x0

Table 170: APU_RDATA_B3 (0x6009)

Bit	Mode	Symbol	Description	Reset
[7:0]	RO	RDATA_B3	Byte 3 of data for mailbox read from SRAM.	0x0

Table 171: APU_RT (0x600A)

Bit	Mode	Symbol	Description	Reset
[0]	RW	RT	Trigger a read access to SRAM.	0x0
			Value Description	
Datasheet			Revision 3.2 F	eb 8, 2024

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Description	Reset
			0x0 -	
			0x1 Trigger	

Table 172: APU_WT (0x600B)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	WT	Trigger a write access to SRAM.		0x0
			Value	Description	
			0x0	-	
			0x1	Trigger	

16.2.16.5 DSP input source selection

Table 173: APU_FF_MXDSP_C0_SEL (0x6024)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	FF_MXDSP_C0_SEL	Select sc	Select source for DSP input FF_MXDSP_C0.	
			Value	Description	
			0x0	Feedforward DMIC Channel 0 (Not applicable for DA7400)	
			0x1	DAI Channel 2	

Table 174: APU_FF_MXDSP_C1_SEL (0x6025)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	FF_MXDSP_C1_SEL	Select so	Select source for DSP input FF_MXDSP_C1.	
			Value	Description	
			0x0	Feedforward DMIC Channel 1 (Not applicable for DA7400)	
			0x1	DAI Channel 3	

Table 175: APU_FB_MXDSP_C0_SEL (0x6026)

Bit	Mode	Symbol	Descript	Description	
[0]	RW	FB_MXDSP_C0_SEL	Select so	Select source for DSP input FB_MXDSP_C0.	
			Value	Description	
			0x0	Feedback DMIC Channel 0 (Not applicable for DA7400)	
			0x1	DAI Channel 4	

Table 176: APU_FB_MXDSP_C1_SEL (0x6027)

Bit	Mode	Symbol	Description	Reset
[0]	RW	FB_MXDSP_C1_SEL	Select source for DSP input FB_MXDSP_C1.	0x0

Datasheet

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			Value	Description	
			0x0	Feedback DMIC Channel 1 (Not applicable for DA7400)	
			0x1	DAI Channel 5	

16.2.16.6 DSP gain

Table 177: APU_USER_GAIN_C0_DB (0x6028)

Bit	Mode	Symbol	Descript	ion	Reset
[7:0]	RW	USER_GAIN_C0_DB	DSP Cha	DSP Channel 0 user gain level in +1 dB steps (dB).	
			Value	Value Description	
			0x0	Mute	
			0x1	-120	
				-121 + USER_GAIN_C0_DB dB	
			0x8A	+17	
			0x8B	+18 (max)	
				+18 (max)	
			0xFF	+18 (max)	

Table 178: APU_USER_GAIN_C0_FINE (0x6029)

Bit	Mode	Symbol	Descript	ion	Reset
[3:0]	RW	USER_GAIN_C0_FINE	(dB). Th value in volume i	DSP Channel 0 user gain level fine grain control (dB). The values shown below are added to the value in USER_GAIN_C0_DB to control the volume in finer steps. If USER_GAIN_C0_DB is set to mute or +18 dB (max), this register has no effect.	
			Value	Description	
			0x0	+ 0	
			0x1	+ 0.0625	
				USER_GAIN_C0_FINE * 0.0625 dB	
			0xF	+ 0.9375	

Table 179: APU_USER_GAIN_C1_DB (0x602A)

Bit	Mode	Symbol	Descript	Description	
[7:0]	RW	USER_GAIN_C1_DB	DSP Cha	DSP Channel 1 user gain level in +1 dB steps (dB).	
			Value	Description	
			0x0	Mute	
			0x1	-120	
				-121 + USER_GAIN_C1_DB dB	

Datasheet

Revision 3.2

RENESAS

High Performance Stereo Codec

NDA Confidential

Bit	Mode	Symbol	Descript	Description	
			0x8A	+17	
			0x8B	+18 (max)	
				+18 (max)	
			0xFF	+18 (max)	

Table 180: APU_USER_GAIN_C1_FINE (0x602B)

Bit	Mode	Symbol	Descript	Description	
[3:0]	RW	USER_GAIN_C1_FINE	DSP Channel 1 user gain level fine grain control (dB).		0x0
			USER_G steps. If	es shown below are added to the value in AIN_C1_DB to control the volume in finer USER_GAIN_C1_DB is set to mute or max), this register has no effect.	
			Value	Description	
			0x0	+ 0	
			0x1	+ 0.0625	
				USER_GAIN_C1_FINE * 0.0625 dB	
			0xF	+ 0.9375	

Table 181: APU_GAIN_RATE (0x602C)

Bit	Mode	Symbol	Description		Reset
[7:0]	RW	GAIN_RATE	DSP gain rate. This determines the linear increase or decrease, relative to full scale (FS), in USER_GAIN_* per DSP sample frame.		0x8
			Value	Description	
			0x0	0	
			0x1	(1/SSR)*10^(-120/20)	
				(1/SSR)*10^((-120 + (GAIN_RATE - 1))/20) FS	
			0x8A	(1/SSR)*10^(17/20)	
			0x8B	(1/SSR)*10^(18/20) (max)	
				(1/SSR)*10^(18/20) (max)	
			0xFF	(1/SSR)*10^(18/20) (max)	



NDA Confidential

17 Package Information

17.1 WLCSP32 package outline





_	_	
Datas	shoo	+
Datas		

Revision 3.2



17.2 Moisture sensitivity level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor life time) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a maximum temperature of 30 °C and a maximum relative humidity of 60% RH. before the solder reflow process.

WLCSP packages are gualified for MSL 1

MSL level	Floor life time
MSL 4	72 hours
MSL 3	168 hours
MSL 2A	4 weeks
MSL 2	1 year
MSL 1	Unlimited at 30 °C/85% RH

17.3 WLCSP handling

Manual handling of WLCSP packages should be reduced to the absolute minimum. In cases where it is still necessary, a vacuum pick-up tool should be used. In extreme cases plastic tweezers could be used, but metal tweezers are not acceptable, since contact may easily damage the silicon chip.

Removal will cause damage to the solder balls and therefore a removed sample cannot be reused.

WLCSP is sensitive to visible and infrared light. Precautions should be taken to properly shield the chip in the final product.

17.4 Soldering information

Refer to the JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from http://www.jedec.org.





18 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult your Renesas local sales representative.

Table 182: Ordering information

Part number	Package	Size (mm)	Shipment form	Pack quantity samples	Pack quantity production
DA7400-01 000OJ2	WLCSP	3.29 x 1.75 x 0.54	Tape and Reel	100/1000	8000

19 Application Information



Figure 41. DA7400 external components diagram

Notes:

- Murata GRM155R61A105KE15D capacitor or similar recommended
- DC blocking capacitors required if analog MICL and MICR inputs are used
- C1 and C7 only required if MICBIAS is to be used
- nIRQ is open drain and must be pulled up to VDDIO
- SCL and SDA require pull-up resistors, typical value 2.2 k Ω .

Datas	haat
Datas	neet





20 Layout Guidelines

For optimal layout, place all 1 μ F decoupling capacitors as close to their respective pins as possible. If optimal placing is not possible, headphone charge pump capacitors, C4, C5, and C6 in Figure 41, carry higher currents and should be given priority. Capacitors at VBG pin (C9) and VREF pin (C10) are important and should be protected from noise coupling.

Headphone outputs are differential and should be routed as differential pairs. It is also recommended to have clearance between traces from digital pins and analog pins . GND pins and decoupling capacitors should be tied to a solid ground plane using low-impedance connections.

The WLCSP can be routed out on two layers and use capacitor size 0201, see Figure 42.



20.1 WLCSP

Figure 42. DA7400 WLCSP PCB layout

Datas	heet



RENESAS

NDA Confidential

Status Definitions

Revision	Datasheet Status	Product Status	Definition
1. <n></n>	Target	Development	This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.
2. <n></n>	Preliminary	Qualification	This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.
3. <n></n>	3. <n> Final Production</n>		This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.renesas.com.
4. <n></n>	Obsolete	Archived	This datasheet contains the specifications for discontinued products. The information is provided for reference only.

RoHS Compliance

Renesas' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

Datasheet



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.