

## DA7283

Ultra-Low Power LRA Haptic Driver with Multiple Input Triggers and Software-Free Operation

DA7283 is a linear resonant actuator (LRA) haptic driver offering automatic closed-loop LRA resonant frequency tracking. The feature guarantees consistency across LRA production tolerances, operating temperature, aging, and mechanical coupling. DA7283 does not require any programming to drive LRA motors within its supported range and will automatically lock to the correct LRA resonant frequency without any actuator information being provided to the device.

The differential output drive architecture and continuous actuator motion sensing enable efficient playback. Featuring three low-latency (0.75 ms) wake-up on general purpose input (GPI) sequence triggers, DA7283 automatically returns to a low quiescent current state (typically 0.68  $\mu\text{A}$ ) between playbacks. In OFF mode the device consumes only 5 nA, making it the appropriate choice for low power and long standby applications.

Three different types of haptic feedback effects can be triggered via the GPIs. Time domain control of these GPIs allows complex haptic effects playback capability at two different drive levels without the need for another digital interface to the device. This feature makes DA7283 perfectly suited for products that require unconditional haptic feedback like security applications or industrial products and small software footprint solutions like wearables or home automation.

## Features

- LRA drive capability
- No device programming required
- Three GPI pins for triggering clicks and complex patterns at two drive levels
- Automatic LRA resonant frequency tracking
- Ultra-low power consumption,  $I_Q = 5 \text{ nA}$ , when the device is disabled
- Low latency (0.75 ms) GPI wake-up from low power consumption IDLE state,  $I_Q = 0.68 \mu\text{A}$
- Differential PWM output drive
- Edge rate control for EMI suppression
- Current driven system to deliver constant actuator power
- Automatic short circuit protection
- Automatic over-temperature protection
- Automatic under-voltage lockout protection

- Automatic haptic playback timeout in case of host disappearance
- Supply monitoring and automatic output limiting
- Small solution footprint requiring only one decoupling capacitor in both WLCSP and QFN

## Applications

- Security sensitive applications
- Smartphones, wearables, and hearables
- Computer peripherals
- Gaming
- Automotive and industrial
- Virtual and augmented reality controllers
- Disposable consumer products
- Toys
- TV remote controllers

## System Diagrams




Figure 1. System diagrams

## Contents

Features .....	1
Applications .....	1
System Diagrams.....	2
Contents .....	3
Figures .....	4
Tables.....	4
<b>1. Terms and Definitions .....</b>	<b>5</b>
<b>2. Product Family .....</b>	<b>5</b>
<b>3. Block Diagram.....</b>	<b>6</b>
<b>4. Pinout.....</b>	<b>7</b>
<b>5. Specifications.....</b>	<b>8</b>
5.1 Absolute Maximum Ratings.....	8
5.2 Recommended Operating Conditions .....	8
5.3 Electrical Specifications .....	9
5.4 Timing Specifications.....	10
5.5 Thermal Specifications .....	10
<b>6. Functional Description.....</b>	<b>11</b>
6.1 Features Description.....	11
6.1.1 LRA Drive Capability .....	11
6.2 Functional Modes .....	13
6.2.1 System States .....	13
6.2.2 Playback via Edge Triggering .....	14
6.3 Advanced Operation .....	16
6.3.1 Device Configuration.....	16
6.3.2 Supply Monitoring and Automatic Output Limiting .....	16
6.3.3 VDDIO/EN Pin Control .....	16
<b>7. Package Outline Drawings.....</b>	<b>17</b>
<b>8. Moisture Sensitivity Level.....</b>	<b>19</b>
8.1 WLCSP Handling.....	19
8.2 Soldering Information.....	19
<b>9. Ordering Information.....</b>	<b>20</b>
<b>10. Application Information .....</b>	<b>21</b>
<b>11. Layout Guidelines.....</b>	<b>22</b>
<b>12. Revision History .....</b>	<b>23</b>

## Figures

Figure 1. System diagrams.....	2
Figure 2. DA7283 block diagram .....	6
Figure 3. DA7283 pinout diagrams (top view) for WLCSP and QFN .....	7
Figure 4. LRA output acceleration swept in frequency with constant power input signal.....	11
Figure 5. System state diagram.....	13
Figure 6. Simple GPI behavior.....	14
Figure 7. Generating 100 ms sequence using GPI_1 .....	15
Figure 8. Complex sequence generation using GPIs.....	15
Figure 9. 200 ms haptic sequence oscilloscope image.....	15
Figure 10. Optional calibration sequence .....	16
Figure 11. Automatic output limiting .....	16
Figure 12. WLCSP package outline drawing.....	17
Figure 13. QFN package outline drawing .....	18
Figure 14. External components diagram.....	21
Figure 15: WLCSP example PCB layout.....	22
Figure 16: QFN example PCB layout .....	22

## Tables

Table 1. DA728x feature comparison .....	5
Table 2. Pin description .....	7
Table 3. Pin type definition .....	7
Table 4. Absolute maximum ratings .....	8
Table 5. Recommended operating conditions.....	8
Table 6. Current consumption .....	9
Table 7. Electrical characteristics .....	9
Table 8. Timing characteristics .....	10
Table 9. WLCSP thermal ratings .....	10
Table 10. QFN thermal ratings .....	10
Table 11. GPI drive level behavior .....	14
Table 12. GPI trigger ranges .....	14
Table 13. MSL classification .....	19
Table 14. Ordering information.....	20

## 1. Terms and Definitions

BEMF	Back electromotive force
CDM	Charged device model
EMI	Electromagnetic interference
ERC	Edge rate control
ESD	Electrostatic discharge
FET	Field-effect transistor
GND	Ground
GPI	General-purpose input
Half-period	One half of the LRA resonant frequency period. For example, if $f_{LRA} = 200$ Hz, one half-period is 2.5 ms.
HBM	Human body model
LRA	Linear resonant actuator
PCB	Printed circuit board
PID	Proportional-Integral-Derivative
PoR	Power-on reset
PWM	Pulse-width modulation
QFN	Quad flat no-leads
RC	Resistor-capacitor
WLCSP	Wafer-level chip-scale package
PMIC	Power management integrated circuit
NFC	Near-field communication

## 2. Product Family

Table 1. DA728x feature comparison

Feature	DA7280	DA7281	DA7282	DA7283
OFF state via VDDIO/EN pin	No	No	Yes	Yes
OFF state current	N/A	N/A	5 nA	5 nA
IDLE state current	360 nA	360 nA	680 nA	680 nA
Number of GPI sequence trigger pins	3	1	3	3
I <sup>2</sup> C interface	Yes	Yes	Yes	No
Multiple I <sup>2</sup> C addressing	No	Yes	No	N/A
Operation without a host	No	No	No	Yes

### 3. Block Diagram




Figure 2. DA7283 block diagram

## 4. Pinout




Figure 3. DA7283 pinout diagrams (top view) for WLCSP and QFN

Table 2. Pin description

Pin No. WLCSP	Pin No. QFN	Pin name	Type (Table 3)	Description
A1	12	GND_3	GND	Ground
A2	11	GND_4	GND	Ground
A3	10	GND_5	GND	Ground
B1	2	GPI_1	DI	GPI sequence trigger 1
B2	1	GPI_2	DI	GPI sequence trigger 2
B3	9	VDDIO/EN	PWR	Digital IO supply/device enable function, active high. Connect to system VDDIO via push-pull GPIO or small-value resistor
C1	3	GPI_0	DI	GPI sequence trigger 0
C2	8	OUTN	AO	Haptic driver negative output
C3	7	GND_2	GND	Ground
D1	4	VDD	PWR	Haptic power supply; decouple to GND_1
D2	5	OUTP	AO	Haptic driver positive output
D3	6	GND_1	GND	Ground

Table 3. Pin type definition

Pin type	Description	Pin type	Description
DI	Digital input	AO	Analog output
DO	Digital output	PWR	Power
DIO	Digital input/output	GND	Ground

## 5. Specifications

### 5.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Table 4. Absolute maximum ratings**

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DD</sub>	Haptic power supply (battery or regulated rail)	Referenced to GND	-0.3	6	V
V <sub>DDIO_EN</sub>	Digital IO supply (VDDIO) and device enable		-0.3	6	V
V <sub>OUTN</sub>	Haptic driver negative output		-0.3	6	V
V <sub>OUTP</sub>	Haptic driver positive output		-0.3	6	V
V <sub>GPI</sub>	General purpose inputs		-0.3	6	V
T <sub>A</sub>	Operating ambient temperature		-40	85	°C
T <sub>J</sub>	Operating junction temperature		-40	125	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C
ESD <sub>HBM</sub>	ESD protection	Human Body Model (HBM) All non-exposed pins	4		kV
ESD <sub>CDM</sub>	ESD protection	Charged Device Model (CDM)	1		kV

### 5.2 Recommended Operating Conditions

Unless otherwise noted, the parameters listed in [Table 5](#) are valid for T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 3.8 V, and V<sub>DDIO\_EN</sub> = 1.8 V.

**Table 5. Recommended operating conditions**

Parameter	Description	Min	Typ	Max	Unit
V <sub>DD</sub>	Haptic power supply (battery or regulated rail)	2.8	3.8	5.5	V
V <sub>DDIO_EN</sub>	Digital IO supply (VDDIO) and device enable ( <a href="#">Note 1</a> )	1.35	1.8	5.5	V
V <sub>GPI</sub>	GPI pins (GPI_0, GPI_1, and GPI_2) voltage level ( <a href="#">Note 2</a> )	1.35	1.8	5.5	V
C <sub>LD</sub>	Capacitance to ground on OOTP and OUTN			1	nF
Z <sub>LD</sub>	Nominal LRA DC impedance	8		25	Ω
L <sub>LD</sub>	Nominal LRA inductance	25	100	1000	μH
f <sub>LRA</sub>	Nominal LRA resonant frequency	160		240	Hz
V <sub>LRA</sub>	LRA voltage rating	1.2			V <sub>RMS</sub>

**Note 1** The supply voltage level at the VDDIO/EN, GPI\_0, GPI\_1, and GPI\_2 pins must be equal.

**Note 2** Ensure that (V<sub>DDIO\_EN</sub> = V<sub>GPI</sub>) ≤ V<sub>DD</sub>

#### NOTE

When selecting LRAs to be driven by DA7283, ensure that their characteristics are within the recommended range. If the target LRA characteristics are outside [Table 5](#) specifications or if more sophisticated features are needed, use the I<sup>2</sup>C controlled DA7280, DA7281, or DA7282 devices.

### 5.3 Electrical Specifications

Unless otherwise noted, the parameters listed in [Table 6](#), [Table 7](#), and [Table 8](#) are valid for  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.8\text{ V}$ , and  $V_{DDIO\_EN} = 1.8\text{ V}$ .

**Table 6. Current consumption**

Parameter	Description	Conditions	Min	Typ	Max	Unit
I <sub>Q\_OFF</sub>	VDD current in OFF state	$V_{DDIO\_EN} = 0\text{ V}$		5		nA
I <sub>Q\_IDLE</sub>	VDD current in IDLE state	System waiting for playback request		0.68	1	μA
I <sub>Q\_EN</sub>	VDDIO/EN pin current	$V_{DDIO\_EN} = \text{system VDDIO}$		0.13		μA
I <sub>Q\_NO\_LD</sub>	VDD current with no load	High-impedance load > 10 MΩ, H-bridge switching		1.35	1.5	mA

**Table 7. Electrical characteristics**

Parameter	Description	Conditions	Min	Typ	Max	Unit
I <sub>SHRT</sub>	Short circuit protection threshold	Short to GND or VDD	400	500	600	mA
I <sub>OUT\_MAX</sub>	Maximum drive current			230		mA
f <sub>TRCK\_LRA</sub>	LRA frequency tracking range	Automatic tracking limits	150	200	250	Hz
f <sub>TRCK\_ACC\_LRA</sub>	LRA frequency tracking accuracy	Frequency tracking accuracy during playback		0.5		Hz
f <sub>OUT\_PWM</sub>	PWM output frequency	OUTP and OUTN switching frequency	183	187.5	192	kHz
ERC	Output switching pins edge rate control slope	OUTP and OUTN slope		100		mV/ns
R <sub>DS\_ON</sub>	H-bridge drain to source resistance when on	High side plus low side FETs		2		Ω
Z <sub>FLT\_UZ</sub>	Actuator under-impedance threshold			4		Ω
Z <sub>FTL\_OZ</sub>	Over-impedance threshold			50		Ω
Z <sub>OUT\_OFF</sub>	Output impedance when H-bridge not switching	Pull-down to GND		15		kΩ
V <sub>DD\_POR\_FALL</sub>	VDD Power-on-Reset (PoR) falling threshold		2.4	2.55	2.7	V
V <sub>IH</sub>	GPI high level input logic voltage level	Measured relative to $V_{DDIO\_EN}$	0.7 *			V
V <sub>IL</sub>	GPI low level input logic voltage level	Measured relative to $V_{DDIO\_EN}$			0.3 *	V

## 5.4 Timing Specifications

Table 8. Timing characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
$t_{ON}$	Cold boot to IDLE state time	$V_{DD}$ present; $V_{DDIO\_EN} = V_{DDIO}$			1.5	ms
$t_{OUT\_IDLE}$	Time to output from IDLE state	From GPI or I <sup>2</sup> C trigger to output drive		0.75		ms

## 5.5 Thermal Specifications

Table 9. WLCSP thermal ratings

Parameter	Description (Note 1)	Min	Typ	Max	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance		90.3		°C/W
$R_{\theta JC\_TOP}$	Junction-to-case (top) thermal resistance		43.6		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		49.0		°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter		6.4		°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		45.8		°C/W

**Note 1** Multilayer JEDEC standard, still air, ambient temperature 25 °C, simulated value.

Table 10. QFN thermal ratings

Parameter	Description (Note 1)	Min	Typ	Max	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance		88.2		°C/W
$R_{\theta JC\_TOP}$	Junction-to-case (top) thermal resistance		54.6		°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		39.3		°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter		3.4		°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter		50.0		°C/W
$R_{\theta JC\_BOTTOM}$	Junction-to-case (bottom) thermal resistance		4.4		°C/W

**Note 1** Multilayer JEDEC standard, still air, ambient temperature 25 °C, simulated value.

## 6. Functional Description

DA7283 is a haptic driver designed to drive linear resonant actuators (LRAs). The power-optimized architecture and advanced closed-loop digital algorithms achieve a high-fidelity haptic drive. It features three GPI inputs which allow haptic playback of short clicks and complex waveforms at two different levels of drive signal. DA7283 does not require another control interface or device programming to support a specific actuator.

The device controls the level of drive across the load and senses the movement of the actuator. The driven waveform is generated by a current regulated loop using a high-frequency PWM modulation. The differential output drive features a switching regulator architecture with H-bridge differential drive across the load at a frequency of 187.5 kHz.

DA7283 implements continuous resonant frequency tracking while driving an LRA to track the mechanical resonance of the actuator through closed-loop control. This maximizes electrical to mechanical energy conversion efficiency and is especially useful in applications such as operating system notifications and alarms.

### 6.1 Features Description

#### 6.1.1 LRA Drive Capability


DA7283 drives LRA actuators with parameters within the specified limits in [Table 5](#).

##### 6.1.1.1 No Need to Program the Device

DA7283 does not require any programming of actuator datasheet characteristics. The device playback is controlled by GPI inputs only and does not need an SPI or I<sup>2</sup>C interface. DA7283 haptic playback can be triggered directly by the interrupt output of an NFC device, a touchscreen controller, capacitive touch sensors, or a PMIC. More complex sequencing is also possible based on GPI trigger timing, see [Section 6.2.2](#).

##### 6.1.1.2 Automatic LRA Resonant Frequency Tracking

LRA resonant frequency shifts over time due to changing operating conditions, such as temperature or position, and manufacturing spread. LRAs are high-Q systems; if driven at a fixed frequency, the consequences are loss of electrical to mechanical energy conversion efficiency, weaker than nominal actuator acceleration output, and significant part-to-part variation in the end-product haptic feel. [Figure 4](#) illustrates that if the drive frequency is fixed, for example at 200 Hz, variation in the resonant peak of only 10 Hz can result in a loss of 50 % of the output acceleration.



**Figure 4. LRA output acceleration swept in frequency with constant power input signal**

For a consistent user experience, DA7283 automatically locks onto and tracks the resonant frequency of the LRA through active back electromotive force (BEMF) sensing and closed-loop digital control. This ensures optimal output acceleration on every individual LRA throughout its lifetime and consistent part-to-part haptic feedback in the final product.

##### 6.1.1.3 Ultra-Low Power Consumption when Disabled

In the OFF state when  $V_{DDIO\_EN} = 0$  V, DA7283 has an ultra-low current consumption from the VDD power supply, at typically 5 nA. This is the lowest power state of the device. In the OFF state the device is fully reset and its internal state lost, see [Sections 6.2.1](#) and [6.3.3](#).

### 6.1.1.4 Low Latency GPI Wake-Up from Low Power Consumption IDLE State

The device has low latency (0.75 ms) wake-up from IDLE state, which takes typically 0.68  $\mu$ A of current from  $V_{DD}$ . Wake-up is triggered by GPI activity requesting playback and DA7283 returns automatically to IDLE state after completing the requested playback. The device retains its setup in all states (including IDLE) apart from the OFF state, see Section 6.2.1.

### 6.1.1.5 Three GPI Sequence Triggers

DA7283 supports up to three GPI inputs which can be used to trigger low-latency playback of three specific effects from IDLE state. Triggering is activated on events caused by falling edges. The user can choose to create more complex effects by modulating the GPI triggering, see Section 6.2.2.

### 6.1.1.6 Differential PWM Output Drive

DA7283 includes a full H-bridge differential output PWM drive that has the advantage of maximizing the power delivered to the LRA from a given supply. This doubles the voltage swing across the actuator and significantly increases system efficiency relative to a single transistor/LDO solution in legacy LRA applications.

### 6.1.1.7 Current Driven System

The device outputs regulated current, rather than voltage, which allows BEMF tracking without the need to stop driving to sense the BEMF. This maximizes power delivery to the actuator per unit time when compared to voltage driven solutions, resulting in shorter and sharper haptic clicks. In addition, constant current drive provides constant force into the actuator independently of BEMF amplitude.

### 6.1.1.8 Rate Control for EMI suppression

Switching node edge rate control (ERC) on the OUPN and OUTN pins reduces electromagnetic interference (EMI) and electrical interference via capacitive coupling in the end application. This eliminates any need for resistor-capacitor (RC) or ferrite bead filtering of the outputs, resulting in simpler system design and a lower-cost bill of materials.

### 6.1.1.9 Automatic Short Circuit Protection

Automatic low-latency short circuit protection detects shorts on the OUPN and OUTN pins to supply, ground, or between OUPN and OUTN, and protects DA7283 by forcing the H-bridge into a high-impedance state. Once the short circuit protection is triggered, playback is stopped. The device will then attempt to drive only at the next GPI request for playback.

### 6.1.1.10 Automatic Over-Temperature Protection

Automatic over-temperature protection detects when the device temperature exceeds 125 °C and protects DA7283 by stopping playback. The device will then attempt to drive only at the next GPI request for playback.

### 6.1.1.11 Automatic Under-Voltage Lockout Protection

Automatic under-voltage lockout protection (UVLO) detects when  $V_{DD}$  drops below 2.8 V and protects DA7283 by stopping playback. The device will then attempt to drive only at the next GPI request for playback.

### 6.1.1.12 Automatic Haptic Playback Timeout

The longest sequences provided by the device are 60 seconds long via GPI\_1 and GPI\_2. If the host crashes after starting a pattern and does not send a negative edge to stop it, DA7283 will stop playback after 60 seconds and return to an IDLE state. This guarantees that the haptic device will not completely discharge the battery in case of a software crash.

### 6.1.1.13 Supply Monitoring and Automatic Output Limiting

DA7283 monitors the power supply voltage level and adjusts the drive voltage accordingly, so that the output does not clip to the supply voltage. This feature guarantees controlled output allowing continued resonant frequency tracking functionality even when the device is operating under low power supply conditions or heavy battery load, see Section 6.3.2.

### 6.1.1.14 Small Solution Footprint

Available in an ultra-small 1.35 mm x 1.75 mm, 0.4 mm pitch, 0.545 mm height, 3 x 4 WLCSP, or a 3.0 mm x 3.0 mm, 0.65 mm pitch, 0.78 mm height, 12 lead QFN package, DA7283 minimizes the required PCB size and

overall solution cost. In the typical application case, only a single 100 nF decoupling capacitor is required. See Section 10 and Section 11.

## 6.2 Functional Modes

### 6.2.1 System States

The device states and the transitions into and out of each state are shown in Figure 5. When a power supply is applied on the VDD pin and VDDIO/EN pin is set high, DA7283 loads its initial boot settings. Once BOOT is complete, DA7283 remains in the IDLE state, ensuring low power consumption and low start-up latency, and awaits GPI triggering. DA7283 enters the DRIVE state and starts playback when one of the three GPI pins receives a falling edge from the host controlling the device, see Section 6.2.2. On playback completion, caused either by a GPI triggered sequence reaching its end or a second negative edge on any of the GPIs, DA7283 leaves the DRIVE state and returns to IDLE.

If a fault condition arises during playback, DA7283 cancels the ongoing playback and returns to the IDLE state. Possible fault conditions include an UVLO event, an over-temperature event, a short circuit protection event, and an actuator over- or under-impedance event.




Figure 5. System state diagram

**NOTE**

An optional one-time device configuration can be performed after the initial BOOT sequence by going once through the DRIVE state via GPI\_2, see Section 6.3.1.

### 6.2.2 Playback via Edge Triggering

DA7283 playback is triggered by a negative edge provided to any of the three device GPIs. Their configuration is summarized in Table 11. When a sequence finishes, the device automatically goes to the low power IDLE state and honors any subsequent playback requests, see Figure 6.

Table 11. GPI drive level behavior

GPI	Drive level	Duration	Sequence description
GPI_0	1.8 V <sub>RMS</sub>	25 ms drive, 10 ms brake, 20 ms silence	Click effect
GPI_1	1.8 V <sub>RMS</sub>	60 seconds drive	Maximum strength, buzz effect
GPI_2	1 V <sub>RMS</sub>	60 seconds drive	Medium strength, buzz effect

The majority of LRAs are rated at 1.2 V<sub>RMS</sub> or in the range of 1.8 V<sub>RMS</sub> to 2.5 V<sub>RMS</sub>. Table 12 shows the recommended triggers for the two ranges. If more sophisticated features are needed, use the I<sup>2</sup>C controlled DA7280, DA7281, and DA7282 devices.

Table 12. GPI trigger ranges

LRA rating (V <sub>RMS</sub> )	GPI triggers to use	Comments
1.2	GPI_2 only	GPI_0 and GPI_2 drive above the 1.2 V <sub>RMS</sub> rating. They may be used only for short time periods at the system designer discretion.
1.8 to 2.5	GPI_0, GPI_1, GPI_2	Any GPI trigger may be used




Figure 6. Simple GPI behavior

If a second negative edge on any GPI is received by the device while haptic playback is ongoing, DA7283 will terminate the sequence being played without starting another sequence and go to IDLE; a third negative edge will trigger playback again. This setup allows the user to modulate the length of the sequence being played by changing the timing between a *start* negative edge and a *stop* negative edge to produce a sequence with a length between 5 ms and 60 s using GPI\_1 and GPI\_2. Figure 7 shows GPI\_1 creating a 100 ms *buzz* by using two sequential negative edges:




Figure 7. Generating 100 ms sequence using GPI\_1

More complex behavior is possible by combining all three GPIs. For example, by triggering both GPI\_1 and GPI\_2 at different times, a strong short *buzz* followed by a short silence and a longer *buzz* at a lower amplitude are obtained to create a specific haptic sequence, see Figure 8:




Figure 8. Complex sequence generation using GPIs

An oscilloscope image showing a 200 ms long haptic sequence created by two sequential negative edges on the GPI\_2 pin is shown in Figure 9:




Figure 9. 200 ms haptic sequence oscilloscope image

## 6.3 Advanced Operation

### 6.3.1 Device Configuration

Optional one-time configuration is recommended on enabling the device. It is done by creating one 250 ms long sequence, see [Figure 10](#). This allows DA7283 to automatically lock to the LRA resonant frequency, adjust its drive level for the actuator impedance, and use this information in subsequent playbacks. If the VDDIO/EN pin is set low, information from this configuration sequence is lost. The initial configuration can be skipped; however, haptic playback consistency may be reduced during the first playback after enabling the device.




Figure 10. Optional calibration sequence

### 6.3.2 Supply Monitoring and Automatic Output Limiting

DA7283 monitors the level of the supply during playback and uses this information to prevent the device from clipping to supply by limiting the drive to a value 1.12 V below the supply, see [Figure 11](#). This functionality allows the frequency tracking loop to work across all supply conditions and provides limiting of the power across the LRA for low supply values to prevent a battery brownout.




Figure 11. Automatic output limiting

### 6.3.3 VDDIO/EN Pin Control

The VDDIO/EN pin controls the entry and exit of the device from the OFF state. When  $V_{DDIO\_EN} = 0$  V, DA7283 is OFF and consumes typ. 5 nA of current from the VDD pin. Setting  $V_{DDIO\_EN} \geq 1.35$  V enables the device and after the initial boot sequence it reaches the IDLE state with typ. 680 nA of current consumption. Note that the device will have been hardware reset when it comes out of the OFF mode.

For lowest OFF mode current consumption control the enable function via a host-side GPIO push-pull that connects the VDDIO/EN pin either to GND or to the system VDDIO supply.

If the VDDIO/EN pin is only needed as a device hardware reset, where it will only be pulled low for a short time (therefore IDLE state power consumption is not an issue), a possible system solution is to use an open-drain output with a pull-up resistor to the system VDDIO supply. In this configuration, it is recommended to use a pull-up resistor smaller than 10 k $\Omega$ .

## 7. Package Outline Drawings




Figure 12. WLCSP package outline drawing




Package Outline Drawing

PSC-5249-01

QV0012AA

12-QFN 3.0 x 3.0 x 0.78 mm Body, 0.65 mm Pitch

Rev. 00, Jun 01, 2026



© Renesas Electronics Corporation

Figure 13. QFN package outline drawing

## 8. Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 13](#).

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from <http://www.jedec.org>.

The WLCSP package is qualified for MSL 1.

The QFN package is qualified for MSL 3.

**Table 13. MSL classification**

MSL level	Floor lifetime	Conditions
MSL 4	72 hours	30 °C/60% RH
MSL 3	168 hours	30 °C/60% RH
MSL 2A	4 weeks	30 °C/6% RH
MSL 2	1 year	30 °C/60% RH
MSL 1	Unlimited	30 °C/85% RH

### 8.1 WLCSP Handling

Manual handling of WLCSP packages should be reduced to the absolute minimum. In cases where it is still necessary, a vacuum pick-up tool should be used. In extreme cases plastic tweezers could be used, but metal tweezers are not acceptable, since contact may easily damage the silicon chip.

Removal of a WLCSP package will cause damage to the solder balls. Therefore, a removed sample cannot be reused.

WLCSP packages are sensitive to visible and infrared light. Precautions should be taken to properly shield the chip in the final product.

### 8.2 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

## 9. Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, consult Renesas [Technical Support](#) or your local sales representative.

**Table 14. Ordering information**

Part number	Package	Size (mm)	Shipment form	Pack quantity
DA7283-01V42	WLCSP	1.35 x 1.75	Tape and reel	4500
DA7283-01V4C	WLCSP	1.35 x 1.75	Tape and reel	250
DA7283-01FV2	QFN	3.0 x 3.0	Tape and reel	6000
DA7283-01FVC	QFN	3.0 x 3.0	Tape and reel	250

## 10. Application Information




Figure 14. External components diagram

**NOTE**

Drive the GPI pins and the VDDIO/EN pin from the same voltage level.

**NOTE**

Ground any unused GPI pins.

**NOTE**

Due to ultra-low power considerations, GPI pins are true high impedance inputs and have no internal pulldown resistors. It is recommended to drive GPI pins either via a push-pull or open drain GPIO on the host side. In either case, the duration of the triggering pulse must be longer than 25  $\mu$ s. When using an open drain GPIO to trigger a haptic effect, the pullup resistor must be selected to satisfy the 25  $\mu$ s condition while considering PCB parasitic capacitance. A 10 k $\Omega$  resistor would satisfy most use cases.

**NOTE**

Capacitor C1 should be placed as close as possible to, and between, VDD and GND\_1 pins. It removes high-frequency noise only; ensure additional decoupling (typ. 10  $\mu$ F) is included elsewhere in the system.

## 11. Layout Guidelines

For optimal layout, place the 100 nF capacitor C1 as close to the VDD and the GND\_1 pins as possible. It is also advisable to use a solid ground plane under the device.

The QFN can be routed out on a single layer. It is recommended to connect GND\_1 and GND\_2 to a local ground plane on the top layer with a low-impedance via connection to the main ground plane, see [Figure 16](#).




Figure 15: WLCSP example PCB layout




Figure 16: QFN example PCB layout

## 12. Revision History

Revision	Date	Description
3.2	June 16, 2026	Updated: <ul style="list-style-type: none"><li>▪ B3 pin description in <a href="#">Table 2</a>, Section 4.</li><li>▪ <a href="#">Figure 12</a>, <a href="#">Figure 13</a>.</li></ul>
3.1	Feb 10, 2022	Updated logo, disclaimer, copyright.
3.0	July 30, 2019	Initial version.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).