

300/309 OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The μ PD16638A is a source driver for TFT-LCDs capable of dealing with displays with 64 gray scales. Data input is based on digital input configured as 6 bits by 3 dots (1 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 9-by-2 external power modules. Because the output dynamic range is as large as 8.3 V_{p-p}, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 40 MHz when driving at 3.0 V, this driver is applicable to SVGA and XGA-standard TFT-LCD panels.

FEATURES

- Capable of outputting 64 values by means of 9-by-2 external power modules (18 units) and a D/A converter
- Output dynamic range 8.3 V_{p-p} min. (@ V_{DD2} = 8.5 V)
- CMOS level input
- Input of 6 bits (gradation data) by 3 dots
- High-speed data transfer: f_{MAX.} = 40 MHz (internal data transfer speed when operating at 3.0 V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- Number of output is selectable (300/309)
- Single bank arrangement is possible (loaded with slim or bending TCP)


ORDERING INFORMATION

| Part Number | Package |
|---------------------|-------------------|
| μ PD16638AN-xxx | TCP (TAB package) |


The TCP's external shape is customized. To order your TCP's external shape, please contact a NEC salesperson.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.


BLOCK DIAGRAM



RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



PIN CONFIGURATION (μPD16638AN-xxx)



Remark This figure does not specify the TCP package. LPC terminal is pulled up to the V_{DD1} in the chip.

1. PIN FUNCTIONS

| Pin Symbol | Pin Name | Description |
|----------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S ₁ to S _{300/309} | Driver output | The D/A converted 64-gray-scale analog voltage is output. |
| D ₀₁ to D ₀₅ | Display data input | The display data is input with a width of 18 bits, viz., the gray scale data (6 bits) by 3 dots (1 pixels). D _{X0} : LSB, D _{X5} : MSB |
| D ₁₀ to D ₁₅ | | |
| D ₂₀ to D ₂₅ | | |
| R _/ L | Shift direction control input | These refer to the start pulse input/output pins when driver ICs are connected in cascade. The shift directions of the shift registers are as follows. R _/ L = H : STHR input, S ₁ → S _{300/309} , STHL output R _/ L = L : STHL input, S _{300/309} → S ₁ , STHR output |
| STHR | Right shift start pulse input/output | R _/ L = H : Becomes the start pulse input pin. R _/ L = L : Becomes the start pulse output pin. |
| STHL | Left shift start pulse input/output | R _/ L = H : Becomes the start pulse output pin. R _/ L = L : Becomes the start pulse input pin. |
| O _{sel} | Number of output pins select pin | This pin selects the number of output pins. O _{sel} = H: 300-output mode O _{sel} = L: 309-output mode |
| CLK | Shift clock input | Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. O _{sel} = H: At the rising edge of the 100th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. O _{sel} = L: At the rising edge of the 103rd clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. |
| STB | Latch input | The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period. |
| POL | Polarity input | POL = H: The S _{2n-1} output uses V ₀ to V ₈ as the reference supply. The S _{2n} output uses V ₉ to V ₁₇ as the reference supply. POL = L: The S _{2n-1} output uses V ₀ to V ₈ as the reference supply. The S _{2n} output uses V ₀ to V ₈ as the reference supply. S _{2n-1} indicates the odd output: and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time(t _{POL-STB}) with respect to STB's rising edge. |
| POL2 | Data inversion | POL2 = H : Display data is inverted. POL2 = L : Display data is not inverted. |
| V ₀ to V ₁₇ | γ-corrected power supplies | Input the γ-corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. V _{DD2} > V ₀ > V ₁ > V ₂ > V ₃ > V ₄ > V ₅ > V ₆ > V ₇ > V ₈ > V ₉ > V ₁₀ > V ₁₁ > V ₁₂ > V ₁₃ > V ₁₄ > V ₁₅ > V ₁₆ > V ₁₇ > V _{SS2} |
| V _{DD1} | Test pin Logic power supply | 3.3 V ±0.3 V |
| V _{DD2} | Driver power supply | 8.0 V to 9.0 V |
| V _{SS1} | Logic ground | Grounding |
| V _{SS2} | Driver ground | Grounding |

- Cautions**
1. The power start sequence must be V_{DD1} , logic input, and V_{DD2} & V_0 to V_{17} in that order. Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V_0 to V_{17} is possible.)
 2. To stabilize the supply voltage, please be sure to insert a $0.1\ \mu\text{F}$ bypass capacitor between $V_{DD1}-V_{SS1}$ and $V_{DD2}-V_{SS2}$. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about $0.01\ \mu\text{F}$ is also advised between the γ -corrected power supply terminals ($V_0, V_1, V_2, \dots, V_{17}$) and V_{SS2} .

2. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

Figure 2-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_{17} and the input data. Be sure to maintain the voltage relationships of

$$V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_{COM} > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} > V_{16} > V_{17} > V_{SS2}.$$

Figures 2-2 and 2-3 show the relationship between the input data and the output data. This driver IC is designed for only single-sided mounting. Therefore, please do not use it for γ -corrected power supply level inversion in double-sided mounting. Because the current flowing through ladder resistors r_0 to r_{62} is small, its use for double-sided mounting impairs the IC's stable operation when the level of the γ -corrected power supply terminal is inverted thus causing display failures. And please input γ -corrected power supply voltage by using operational amplifier to keep driver output accuracy.

Figure 2-1. Relationship between Input Data and Output Voltage





Figure 2-2. Relationship between Input Data and Output Voltage(1/2)

$$V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8$$




| Data | Dx5 | Dx4 | Dx3 | Dx2 | Dx1 | Dx0 | Output Voltage | |
|------|-----|-----|-----|-----|-----|-----|------------------|-------------------------------------------------------------|
| 00H | 0 | 0 | 0 | 0 | 0 | 0 | V _{0'} | V ₀ |
| 01H | 0 | 0 | 0 | 0 | 0 | 1 | V _{1'} | V ₁ +(V ₀ -V ₁)×3500/4000 |
| 02H | 0 | 0 | 0 | 0 | 1 | 0 | V _{2'} | V ₁ +(V ₀ -V ₁)×3000/4000 |
| 03H | 0 | 0 | 0 | 0 | 1 | 1 | V _{3'} | V ₁ +(V ₀ -V ₁)×2500/4000 |
| 04H | 0 | 0 | 0 | 1 | 0 | 0 | V _{4'} | V ₁ +(V ₀ -V ₁)×2000/4000 |
| 05H | 0 | 0 | 0 | 1 | 0 | 1 | V _{5'} | V ₁ +(V ₀ -V ₁)×1500/4000 |
| 06H | 0 | 0 | 0 | 1 | 1 | 0 | V _{6'} | V ₁ +(V ₀ -V ₁)×1000/4000 |
| 07H | 0 | 0 | 0 | 1 | 1 | 1 | V _{7'} | V ₁ +(V ₀ -V ₁)×500/4000 |
| 08H | 0 | 0 | 1 | 0 | 0 | 0 | V _{8'} | V ₁ |
| 09H | 0 | 0 | 1 | 0 | 0 | 1 | V _{9'} | V ₂ +(V ₁ -V ₂)×1750/2000 |
| 0AH | 0 | 0 | 1 | 0 | 1 | 0 | V _{10'} | V ₂ +(V ₁ -V ₂)×1500/2000 |
| 0BH | 0 | 0 | 1 | 0 | 1 | 1 | V _{11'} | V ₂ +(V ₁ -V ₂)×1250/2000 |
| 0CH | 0 | 0 | 1 | 1 | 0 | 0 | V _{12'} | V ₂ +(V ₁ -V ₂)×1000/2000 |
| 0DH | 0 | 0 | 1 | 1 | 0 | 1 | V _{13'} | V ₂ +(V ₁ -V ₂)×750/2000 |
| 0EH | 0 | 0 | 1 | 1 | 1 | 0 | V _{14'} | V ₂ +(V ₁ -V ₂)×500/2000 |
| 0FH | 0 | 0 | 1 | 1 | 1 | 1 | V _{15'} | V ₂ +(V ₁ -V ₂)×250/2000 |
| 10H | 0 | 1 | 0 | 0 | 0 | 0 | V _{16'} | V ₂ |
| 11H | 0 | 1 | 0 | 0 | 0 | 1 | V _{17'} | V ₃ +(V ₂ -V ₃)×1750/2000 |
| 12H | 0 | 1 | 0 | 0 | 1 | 0 | V _{18'} | V ₃ +(V ₂ -V ₃)×1500/2000 |
| 13H | 0 | 1 | 0 | 0 | 1 | 1 | V _{19'} | V ₃ +(V ₂ -V ₃)×1250/2000 |
| 14H | 0 | 1 | 0 | 1 | 0 | 0 | V _{20'} | V ₃ +(V ₂ -V ₃)×1000/2000 |
| 15H | 0 | 1 | 0 | 1 | 0 | 1 | V _{21'} | V ₃ +(V ₂ -V ₃)×750/2000 |
| 16H | 0 | 1 | 0 | 1 | 1 | 0 | V _{22'} | V ₃ +(V ₂ -V ₃)×500/2000 |
| 17H | 0 | 1 | 0 | 1 | 1 | 1 | V _{23'} | V ₃ +(V ₂ -V ₃)×250/2000 |
| 18H | 0 | 1 | 1 | 0 | 0 | 0 | V _{24'} | V ₃ |
| 19H | 0 | 1 | 1 | 0 | 0 | 1 | V _{25'} | V ₄ +(V ₃ -V ₄)×1750/2000 |
| 1AH | 0 | 1 | 1 | 0 | 1 | 0 | V _{26'} | V ₄ +(V ₃ -V ₄)×1500/2000 |
| 1BH | 0 | 1 | 1 | 0 | 1 | 1 | V _{27'} | V ₄ +(V ₃ -V ₄)×1250/2000 |
| 1CH | 0 | 1 | 1 | 1 | 0 | 0 | V _{28'} | V ₄ +(V ₃ -V ₄)×1000/2000 |
| 1DH | 0 | 1 | 1 | 1 | 0 | 1 | V _{29'} | V ₄ +(V ₃ -V ₄)×750/2000 |
| 1EH | 0 | 1 | 1 | 1 | 1 | 0 | V _{30'} | V ₄ +(V ₃ -V ₄)×500/2000 |
| 1FH | 0 | 1 | 1 | 1 | 1 | 1 | V _{31'} | V ₄ +(V ₃ -V ₄)×250/2000 |
| 20H | 1 | 0 | 0 | 0 | 0 | 0 | V _{32'} | V ₄ |
| 21H | 1 | 0 | 0 | 0 | 0 | 1 | V _{33'} | V ₅ +(V ₄ -V ₅)×1750/2000 |
| 22H | 1 | 0 | 0 | 0 | 1 | 0 | V _{34'} | V ₅ +(V ₄ -V ₅)×1500/2000 |
| 23H | 1 | 0 | 0 | 0 | 1 | 1 | V _{35'} | V ₅ +(V ₄ -V ₅)×1250/2000 |
| 24H | 1 | 0 | 0 | 1 | 0 | 0 | V _{36'} | V ₅ +(V ₄ -V ₅)×1000/2000 |
| 25H | 1 | 0 | 0 | 1 | 0 | 1 | V _{37'} | V ₅ +(V ₄ -V ₅)×750/2000 |
| 26H | 1 | 0 | 0 | 1 | 1 | 0 | V _{38'} | V ₅ +(V ₄ -V ₅)×500/2000 |
| 27H | 1 | 0 | 0 | 1 | 1 | 1 | V _{39'} | V ₅ +(V ₄ -V ₅)×250/2000 |
| 28H | 1 | 0 | 1 | 0 | 0 | 0 | V _{40'} | V ₅ |
| 29H | 1 | 0 | 1 | 0 | 0 | 1 | V _{41'} | V ₆ +(V ₅ -V ₆)×1750/2000 |
| 2AH | 1 | 0 | 1 | 0 | 1 | 0 | V _{42'} | V ₆ +(V ₅ -V ₆)×1500/2000 |
| 2BH | 1 | 0 | 1 | 0 | 1 | 1 | V _{43'} | V ₆ +(V ₅ -V ₆)×1250/2000 |
| 2CH | 1 | 0 | 1 | 1 | 0 | 0 | V _{44'} | V ₆ +(V ₅ -V ₆)×1000/2000 |
| 2DH | 1 | 0 | 1 | 1 | 0 | 1 | V _{45'} | V ₆ +(V ₅ -V ₆)×750/2000 |
| 2EH | 1 | 0 | 1 | 1 | 1 | 0 | V _{46'} | V ₆ +(V ₅ -V ₆)×500/2000 |
| 2FH | 1 | 0 | 1 | 1 | 1 | 1 | V _{47'} | V ₆ +(V ₅ -V ₆)×250/2000 |
| 30H | 1 | 1 | 0 | 0 | 0 | 0 | V _{48'} | V ₆ |
| 31H | 1 | 1 | 0 | 0 | 0 | 1 | V _{49'} | V ₇ +(V ₆ -V ₇)×1750/2000 |
| 32H | 1 | 1 | 0 | 0 | 1 | 0 | V _{50'} | V ₇ +(V ₆ -V ₇)×1500/2000 |
| 33H | 1 | 1 | 0 | 0 | 1 | 1 | V _{51'} | V ₇ +(V ₆ -V ₇)×1250/2000 |
| 34H | 1 | 1 | 0 | 1 | 0 | 0 | V _{52'} | V ₇ +(V ₆ -V ₇)×1000/2000 |
| 35H | 1 | 1 | 0 | 1 | 0 | 1 | V _{53'} | V ₇ +(V ₆ -V ₇)×750/2000 |
| 36H | 1 | 1 | 0 | 1 | 1 | 0 | V _{54'} | V ₇ +(V ₆ -V ₇)×500/2000 |
| 37H | 1 | 1 | 0 | 1 | 1 | 1 | V _{55'} | V ₇ +(V ₆ -V ₇)×250/2000 |
| 38H | 1 | 1 | 1 | 0 | 0 | 0 | V _{56'} | V ₇ |
| 39H | 1 | 1 | 1 | 0 | 0 | 1 | V _{57'} | V ₈ +(V ₇ -V ₈)×3500/4000 |
| 3AH | 1 | 1 | 1 | 0 | 1 | 0 | V _{58'} | V ₈ +(V ₇ -V ₈)×3000/4000 |
| 3BH | 1 | 1 | 1 | 0 | 1 | 1 | V _{59'} | V ₈ +(V ₇ -V ₈)×2500/4000 |
| 3CH | 1 | 1 | 1 | 1 | 0 | 0 | V _{60'} | V ₈ +(V ₇ -V ₈)×2000/4000 |
| 3DH | 1 | 1 | 1 | 1 | 0 | 1 | V _{61'} | V ₈ +(V ₇ -V ₈)×1500/4000 |
| 3EH | 1 | 1 | 1 | 1 | 1 | 0 | V _{62'} | V ₈ +(V ₇ -V ₈)×1000/4000 |
| 3FH | 1 | 1 | 1 | 1 | 1 | 1 | V _{63'} | V ₈ +(V ₇ -V ₈)×500/4000 |

| | (Ω) |
|--------------------|-------|
| r ₀ | 500 |
| r ₁ | 500 |
| r ₂ | 500 |
| r ₃ | 500 |
| r ₄ | 500 |
| r ₅ | 500 |
| r ₆ | 500 |
| r ₇ | 500 |
| r ₈ | 250 |
| r ₉ | 250 |
| r ₁₀ | 250 |
| r ₁₁ | 250 |
| r ₁₂ | 250 |
| r ₁₃ | 250 |
| r ₁₄ | 250 |
| r ₁₅ | 250 |
| r ₁₆ | 250 |
| r ₁₇ | 250 |
| r ₁₈ | 250 |
| r ₁₉ | 250 |
| r ₂₀ | 250 |
| r ₂₁ | 250 |
| r ₂₂ | 250 |
| r ₂₃ | 250 |
| r ₂₄ | 250 |
| r ₂₅ | 250 |
| r ₂₆ | 250 |
| r ₂₇ | 250 |
| r ₂₈ | 250 |
| r ₂₉ | 250 |
| r ₃₀ | 250 |
| r ₃₁ | 250 |
| r ₃₂ | 250 |
| r ₃₃ | 250 |
| r ₃₄ | 250 |
| r ₃₅ | 250 |
| r ₃₆ | 250 |
| r ₃₇ | 250 |
| r ₃₈ | 250 |
| r ₃₉ | 250 |
| r ₄₀ | 250 |
| r ₄₁ | 250 |
| r ₄₂ | 250 |
| r ₄₃ | 250 |
| r ₄₄ | 250 |
| r ₄₅ | 250 |
| r ₄₆ | 250 |
| r ₄₇ | 250 |
| r ₄₈ | 250 |
| r ₄₉ | 250 |
| r ₅₀ | 250 |
| r ₅₁ | 250 |
| r ₅₂ | 250 |
| r ₅₃ | 250 |
| r ₅₄ | 250 |
| r ₅₅ | 250 |
| r ₅₆ | 500 |
| r ₅₇ | 500 |
| r ₅₈ | 500 |
| r ₅₉ | 500 |
| r ₆₀ | 500 |
| r ₆₁ | 500 |
| r ₆₂ | 500 |
| r ₆₃ | 500 |
| r _{total} | 20000 |

Caution Between V₈ and V₉ terminal is not connected in the chip.

Figure 2-3. Relationship between Input Data and Output Voltage(2/2)

$$V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} > V_{16} > V_{17} > V_{SS2}$$



| Data | D _{X5} | D _{X4} | D _{X3} | D _{X2} | D _{X1} | D _{X0} | Output Voltage | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------|-----------------------------------------------|
| 3F _H | 1 | 1 | 1 | 1 | 1 | 1 | V ₆₃ " | $V_{10} + (V_9 - V_{10}) \times 3500/4000$ |
| 3E _H | 1 | 1 | 1 | 1 | 1 | 0 | V ₆₂ " | $V_{10} + (V_9 - V_{10}) \times 3000/4000$ |
| 3D _H | 1 | 1 | 1 | 1 | 0 | 1 | V ₆₁ " | $V_{10} + (V_9 - V_{10}) \times 2500/4000$ |
| 3C _H | 1 | 1 | 1 | 1 | 0 | 0 | V ₆₀ " | $V_{10} + (V_9 - V_{10}) \times 2000/4000$ |
| 3B _H | 1 | 1 | 1 | 0 | 1 | 1 | V ₅₉ " | $V_{10} + (V_9 - V_{10}) \times 1500/4000$ |
| 3A _H | 1 | 1 | 1 | 0 | 1 | 0 | V ₅₈ " | $V_{10} + (V_9 - V_{10}) \times 1000/4000$ |
| 39 _H | 1 | 1 | 1 | 0 | 0 | 1 | V ₅₇ " | $V_{10} + (V_9 - V_{10}) \times 500/4000$ |
| 38 _H | 1 | 1 | 1 | 0 | 0 | 0 | V ₅₆ " | V ₁₀ |
| 37 _H | 1 | 1 | 0 | 1 | 1 | 1 | V ₅₅ " | $V_{11} + (V_{10} - V_{11}) \times 1750/2000$ |
| 36 _H | 1 | 1 | 0 | 1 | 1 | 0 | V ₅₄ " | $V_{11} + (V_{10} - V_{11}) \times 1500/2000$ |
| 35 _H | 1 | 1 | 0 | 1 | 0 | 1 | V ₅₃ " | $V_{11} + (V_{10} - V_{11}) \times 1250/2000$ |
| 34 _H | 1 | 1 | 0 | 1 | 0 | 0 | V ₅₂ " | $V_{11} + (V_{10} - V_{11}) \times 1000/2000$ |
| 33 _H | 1 | 1 | 0 | 0 | 1 | 1 | V ₅₁ " | $V_{11} + (V_{10} - V_{11}) \times 750/2000$ |
| 32 _H | 1 | 1 | 0 | 0 | 1 | 0 | V ₅₀ " | $V_{11} + (V_{10} - V_{11}) \times 500/2000$ |
| 31 _H | 1 | 1 | 0 | 0 | 0 | 1 | V ₄₉ " | $V_{11} + (V_{10} - V_{11}) \times 250/2000$ |
| 30 _H | 1 | 1 | 0 | 0 | 0 | 0 | V ₄₈ " | V ₁₁ |
| 2F _H | 1 | 0 | 1 | 1 | 1 | 1 | V ₄₇ " | $V_{12} + (V_{11} - V_{12}) \times 1750/2000$ |
| 2E _H | 1 | 0 | 1 | 1 | 1 | 0 | V ₄₆ " | $V_{12} + (V_{11} - V_{12}) \times 1500/2000$ |
| 2D _H | 1 | 0 | 1 | 1 | 0 | 1 | V ₄₅ " | $V_{12} + (V_{11} - V_{12}) \times 1250/2000$ |
| 2C _H | 1 | 0 | 1 | 1 | 0 | 0 | V ₄₄ " | $V_{12} + (V_{11} - V_{12}) \times 1000/2000$ |
| 2B _H | 1 | 0 | 1 | 0 | 1 | 1 | V ₄₃ " | $V_{12} + (V_{11} - V_{12}) \times 750/2000$ |
| 2A _H | 1 | 0 | 1 | 0 | 1 | 0 | V ₄₂ " | $V_{12} + (V_{11} - V_{12}) \times 500/2000$ |
| 29 _H | 1 | 0 | 1 | 0 | 0 | 1 | V ₄₁ " | $V_{12} + (V_{11} - V_{12}) \times 250/2000$ |
| 28 _H | 1 | 0 | 1 | 0 | 0 | 0 | V ₄₀ " | V ₁₂ |
| 27 _H | 1 | 0 | 0 | 1 | 1 | 1 | V ₃₉ " | $V_{13} + (V_{12} - V_{13}) \times 1750/2000$ |
| 26 _H | 1 | 0 | 0 | 1 | 1 | 0 | V ₃₈ " | $V_{13} + (V_{12} - V_{13}) \times 1500/2000$ |
| 25 _H | 1 | 0 | 0 | 1 | 0 | 1 | V ₃₇ " | $V_{13} + (V_{12} - V_{13}) \times 1250/2000$ |
| 24 _H | 1 | 0 | 0 | 1 | 0 | 0 | V ₃₆ " | $V_{13} + (V_{12} - V_{13}) \times 1000/2000$ |
| 23 _H | 1 | 0 | 0 | 0 | 1 | 1 | V ₃₅ " | $V_{13} + (V_{12} - V_{13}) \times 750/2000$ |
| 22 _H | 1 | 0 | 0 | 0 | 1 | 0 | V ₃₄ " | $V_{13} + (V_{12} - V_{13}) \times 500/2000$ |
| 21 _H | 1 | 0 | 0 | 0 | 0 | 1 | V ₃₃ " | $V_{13} + (V_{12} - V_{13}) \times 250/2000$ |
| 20 _H | 1 | 0 | 0 | 0 | 0 | 0 | V ₃₂ " | V ₁₃ |
| 1F _H | 0 | 1 | 1 | 1 | 1 | 1 | V ₃₁ " | $V_{14} + (V_{13} - V_{14}) \times 1750/2000$ |
| 1E _H | 0 | 1 | 1 | 1 | 1 | 0 | V ₃₀ " | $V_{14} + (V_{13} - V_{14}) \times 1500/2000$ |
| 1D _H | 0 | 1 | 1 | 1 | 0 | 1 | V ₂₉ " | $V_{14} + (V_{13} - V_{14}) \times 1250/2000$ |
| 1C _H | 0 | 1 | 1 | 1 | 0 | 0 | V ₂₈ " | $V_{14} + (V_{13} - V_{14}) \times 1000/2000$ |
| 1B _H | 0 | 1 | 1 | 0 | 1 | 1 | V ₂₇ " | $V_{14} + (V_{13} - V_{14}) \times 750/2000$ |
| 1A _H | 0 | 1 | 1 | 0 | 1 | 0 | V ₂₆ " | $V_{14} + (V_{13} - V_{14}) \times 500/2000$ |
| 19 _H | 0 | 1 | 1 | 0 | 0 | 1 | V ₂₅ " | $V_{14} + (V_{13} - V_{14}) \times 250/2000$ |
| 18 _H | 0 | 1 | 1 | 0 | 0 | 0 | V ₂₄ " | V ₁₄ |
| 17 _H | 0 | 1 | 0 | 1 | 1 | 1 | V ₂₃ " | $V_{15} + (V_{14} - V_{15}) \times 1750/2000$ |
| 16 _H | 0 | 1 | 0 | 1 | 1 | 0 | V ₂₂ " | $V_{15} + (V_{14} - V_{15}) \times 1500/2000$ |
| 15 _H | 0 | 1 | 0 | 1 | 0 | 1 | V ₂₁ " | $V_{15} + (V_{14} - V_{15}) \times 1250/2000$ |
| 14 _H | 0 | 1 | 0 | 1 | 0 | 0 | V ₂₀ " | $V_{15} + (V_{14} - V_{15}) \times 1000/2000$ |
| 13 _H | 0 | 1 | 0 | 0 | 1 | 1 | V ₁₉ " | $V_{15} + (V_{14} - V_{15}) \times 750/2000$ |
| 12 _H | 0 | 1 | 0 | 0 | 1 | 0 | V ₁₈ " | $V_{15} + (V_{14} - V_{15}) \times 500/2000$ |
| 11 _H | 0 | 1 | 0 | 0 | 0 | 1 | V ₁₇ " | $V_{15} + (V_{14} - V_{15}) \times 250/2000$ |
| 10 _H | 0 | 1 | 0 | 0 | 0 | 0 | V ₁₆ " | V ₁₅ |
| 0F _H | 0 | 0 | 1 | 1 | 1 | 1 | V ₁₅ " | $V_{16} + (V_{15} - V_{16}) \times 1750/2000$ |
| 0E _H | 0 | 0 | 1 | 1 | 1 | 0 | V ₁₄ " | $V_{16} + (V_{15} - V_{16}) \times 1500/2000$ |
| 0D _H | 0 | 0 | 1 | 1 | 0 | 1 | V ₁₃ " | $V_{16} + (V_{15} - V_{16}) \times 1250/2000$ |
| 0C _H | 0 | 0 | 1 | 1 | 0 | 0 | V ₁₂ " | $V_{16} + (V_{15} - V_{16}) \times 1000/2000$ |
| 0B _H | 0 | 0 | 1 | 0 | 1 | 1 | V ₁₁ " | $V_{16} + (V_{15} - V_{16}) \times 750/2000$ |
| 0A _H | 0 | 0 | 1 | 0 | 1 | 0 | V ₁₀ " | $V_{16} + (V_{15} - V_{16}) \times 500/2000$ |
| 09 _H | 0 | 0 | 1 | 0 | 0 | 1 | V ₉ " | $V_{16} + (V_{15} - V_{16}) \times 250/2000$ |
| 08 _H | 0 | 0 | 1 | 0 | 0 | 0 | V ₈ " | V ₁₆ |
| 07 _H | 0 | 0 | 0 | 1 | 1 | 1 | V ₇ " | $V_{17} + (V_{16} - V_{17}) \times 3500/4000$ |
| 06 _H | 0 | 0 | 0 | 1 | 1 | 0 | V ₆ " | $V_{17} + (V_{16} - V_{17}) \times 3000/4000$ |
| 05 _H | 0 | 0 | 0 | 1 | 0 | 1 | V ₅ " | $V_{17} + (V_{16} - V_{17}) \times 2500/4000$ |
| 04 _H | 0 | 0 | 0 | 1 | 0 | 0 | V ₄ " | $V_{17} + (V_{16} - V_{17}) \times 2000/4000$ |
| 03 _H | 0 | 0 | 0 | 0 | 1 | 1 | V ₃ " | $V_{17} + (V_{16} - V_{17}) \times 1500/4000$ |
| 02 _H | 0 | 0 | 0 | 0 | 1 | 0 | V ₂ " | $V_{17} + (V_{16} - V_{17}) \times 1000/4000$ |
| 01 _H | 0 | 0 | 0 | 0 | 0 | 1 | V ₁ " | $V_{17} + (V_{16} - V_{17}) \times 500/4000$ |
| 00 _H | 0 | 0 | 0 | 0 | 0 | 0 | V ₀ " | V ₁₇ |

| | (Ω) |
|--------------------|-------|
| Γ ₆₃ | 500 |
| Γ ₆₂ | 500 |
| Γ ₆₁ | 500 |
| Γ ₆₀ | 500 |
| Γ ₅₉ | 500 |
| Γ ₅₈ | 500 |
| Γ ₅₇ | 500 |
| Γ ₅₆ | 500 |
| Γ ₅₅ | 250 |
| Γ ₅₄ | 250 |
| Γ ₅₃ | 250 |
| Γ ₅₂ | 250 |
| Γ ₅₁ | 250 |
| Γ ₅₀ | 250 |
| Γ ₄₉ | 250 |
| Γ ₄₈ | 250 |
| Γ ₄₇ | 250 |
| Γ ₄₆ | 250 |
| Γ ₄₅ | 250 |
| Γ ₄₄ | 250 |
| Γ ₄₃ | 250 |
| Γ ₄₂ | 250 |
| Γ ₄₁ | 250 |
| Γ ₄₀ | 250 |
| Γ ₃₉ | 250 |
| Γ ₃₈ | 250 |
| Γ ₃₇ | 250 |
| Γ ₃₆ | 250 |
| Γ ₃₅ | 250 |
| Γ ₃₄ | 250 |
| Γ ₃₃ | 250 |
| Γ ₃₂ | 250 |
| Γ ₃₁ | 250 |
| Γ ₃₀ | 250 |
| Γ ₂₉ | 250 |
| Γ ₂₈ | 250 |
| Γ ₂₇ | 250 |
| Γ ₂₆ | 250 |
| Γ ₂₅ | 250 |
| Γ ₂₄ | 250 |
| Γ ₂₃ | 250 |
| Γ ₂₂ | 250 |
| Γ ₂₁ | 250 |
| Γ ₂₀ | 250 |
| Γ ₁₉ | 250 |
| Γ ₁₈ | 250 |
| Γ ₁₇ | 250 |
| Γ ₁₆ | 250 |
| Γ ₁₅ | 250 |
| Γ ₁₄ | 250 |
| Γ ₁₃ | 250 |
| Γ ₁₂ | 250 |
| Γ ₁₁ | 250 |
| Γ ₁₀ | 250 |
| Γ ₉ | 250 |
| Γ ₈ | 250 |
| Γ ₇ | 500 |
| Γ ₆ | 500 |
| Γ ₅ | 500 |
| Γ ₄ | 500 |
| Γ ₃ | 500 |
| Γ ₂ | 500 |
| Γ ₁ | 500 |
| Γ ₀ | 500 |
| Γ _{total} | 20000 |

Caution Between V₈ and V₉ terminal is not connected in the chip.

3. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits × 1 RGBs (3 dots)
Input width : 18 bits (1-pixel data)

R,/L = H (Right shift)

| | | | | | | | |
|--------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|-----|------------------------------------|------------------------------------|
| Output | S ₁ | S ₂ | S ₃ | S ₄ | ... | S _{299/308} | S _{300/309} |
| Data | D ₀₀ to D ₀₅ | D ₁₀ to D ₁₅ | D ₂₀ to D ₂₅ | D ₀₀ to D ₀₅ | ... | D ₁₀ to D ₁₅ | D ₂₀ to D ₂₅ |

R,/L = L (Left shift)


| | | | | | | | |
|--------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|-----|------------------------------------|------------------------------------|
| Output | S ₁ | S ₂ | S ₃ | S ₄ | ... | S _{299/308} | S _{300/309} |
| Data | D ₀₀ to D ₀₅ | D ₁₀ to D ₁₅ | D ₂₀ to D ₂₅ | D ₀₀ to D ₀₅ | ... | D ₁₀ to D ₁₅ | D ₂₀ to D ₂₅ |

| | | |
|-----|-----------------------------------|-----------------------------------|
| POL | S _{2n-1} ^{Note} | S _{2n} ^{Note} |
| H | V ₀ to V ₈ | V ₉ to V ₁₇ |
| L | V ₉ to V ₁₇ | V ₀ to V ₈ |

Note S_{2n-1} (Odd output), S_{2n} (Even output) n = 1, 2,, 155(Except S310)

4. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.



5. ELECTRICAL SPECIFICATION

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

| Parameter | Symbol | Rating | Unit |
|-----------------------------|-----------|-----------------------------|------------------|
| Logic Part Supply Voltage | V_{DD1} | -0.5 to $+5.0$ | V |
| Driver Part Supply Voltage | V_{DD2} | -0.5 to $+10.0$ | V |
| Logic Part Input Voltage | V_{I1} | -0.5 to $V_{DD1} + 0.5$ | V |
| Driver Part Input Voltage | V_{I2} | -0.5 to $V_{DD2} + 0.5$ | V |
| Logic Part Output Voltage | V_{O1} | -0.5 to $V_{DD1} + 0.5$ | V |
| Driver Part Output Voltage | V_{O2} | -0.5 to $V_{DD2} + 0.5$ | V |
| Output Voltage | V_O | -0.3 to $V_{DD1/2} + 0.3$ | V |
| Operating Temperature Range | T_A | -10 to $+75$ | $^\circ\text{C}$ |
| Storage Temperature Range | T_{stg} | -55 to $+125$ | $^\circ\text{C}$ |

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range ($T_A = -10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
|-----------------------------|-------------------|-----------------|------|-----------------|------|
| Logic Part Supply Voltage | V_{DD1} | 3.0 | 3.3 | 3.6 | V |
| Driver Part Supply Voltage | V_{DD2} | 8.0 | 8.5 | 9.0 | V |
| High-Level Input Voltage | V_{IH} | $0.7 V_{DD1}$ | | V_{DD1} | V |
| Low-Level Input Voltage | V_{IL} | 0 | | $0.3 V_{DD1}$ | V |
| γ -Corrected Voltage | V_O to V_{17} | V_{SS2} | | V_{DD2} | V |
| Driver Part Output Voltage | V_O | $V_{SS2} + 0.1$ | | $V_{DD2} - 0.1$ | V |
| Maximum Clock Frequency | $f_{MAX.}$ | 40 | | | MHz |

Electrical Specifications ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{DD2} = 8.5\text{ V} \pm 0.5\text{ V}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

| Parameter | Symbol | Condition | | MIN. | TYP. | MAX. | Unit |
|-----------------------------------------|-------------------|----------------------------------------------------------------------------|---------------------------------|------------------------|-------|------------------------|------|
| Input Leak Current | I _L | | | | | ±1.0 | μA |
| High-Level Output Voltage | V _{OH} | STHR (STHL), I _{OH} = 0 mA | | V _{DD1} – 0.1 | | | V |
| Low-Level Output Voltage | V _{OL} | STHR (STHL), I _{OL} = 0 mA | | | | 0.1 | V |
| γ-Corrected Supply Current | I _γ | V ₀ to V ₄ = V ₅ to V ₉ = 4.0V | V ₀ , V ₄ | 126 | 252 | 504 | μA |
| | | | V ₅ , V ₉ | –504 | –252 | –126 | μA |
| Driver Output Current | V _{VOH} | V _X = 7.0 V, V _{OUT} = 6.5 V ^{Note} | | | | (T.B.D) | mA |
| | V _{VOL} | V _X = 1.0 V, V _{OUT} = 1.5 V ^{Note} | | (T.B.D) | | | mA |
| Output Voltage Deviation | ΔV _O | Input data | | | (±10) | ±20 | mV |
| Output swing difference deviation | ΔV _{P-P} | Input data | | | (±5) | | mV |
| Output Voltage Range | V _O | Input data | | 0.1 | | V _{DD2} – 0.1 | V |
| Logic Part Dynamic Current Consumption | I _{DD1} | V _{DD1} , with no load | | | (2.0) | (T.B.D) | mA |
| Driver Part Dynamic Current Consumption | I _{DD2} | V _{DD2} , with no load | | | (2.5) | (T.B.D) | mA |


Note V_X refers to the output voltage of analog output pins S_1 to $S_{300/309}$.

V_{OUT} refers to the voltage applied to analog output pins S_1 to $S_{300/309}$.

- Cautions**
1. The STB cycle is defined to be $20\text{ }\mu\text{s}$ at $f_{CLK} = 40\text{ MHz}$.
 2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 3. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{DD2} = 8.5\text{ V} \pm 0.5\text{ V}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------|------------|---------------------------------------------------|------|-------|------|---------------|
| Start Pulse Delay Time | t_{PLH1} | $C_L = 10\text{ pF}$ | | (10) | 20 | ns |
| Driver Output Delay Time 1 | T_{PLH2} | $C_L = 75\text{ pF}$, $R_L = 5\text{ k}\Omega$ | | (2.5) | 4 | μs |
| | T_{PLH3} | | | (5) | 7 | μs |
| | T_{PHL2} | | | (2.5) | 4 | μs |
| | T_{PHL3} | | | (5) | 7 | μs |
| Input Capacitance 1 | C_{I1} | STHR (STHL) excluded, $T_A = 25^\circ\text{C}$ | | (5) | 10 | pF |
| Input Capacitance 2 | C_{I2} | STHR (STHL), $T_A = 25^\circ\text{C}$ | | (5) | 10 | pF |



Timing Requirement ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS1} = V_{SS2} = 0\text{ V}$, $t_r = t_f = 8.0\text{ ns}$)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------------|---------------|-------------------------------------------------------------|------|------|------|------|
| Clock Pulse Width | PW_{CLK} | | 25 | | | ns |
| Clock Pulse High Period | $PW_{CLK(H)}$ | | 4 | | | ns |
| Clock Pulse Low Period | $PW_{CLK(L)}$ | | 4 | | | ns |
| Data Setup Time | t_{SETUP1} | | 4 | | | ns |
| Data Hold Time | t_{HOLD1} | | 0 | | | ns |
| Start Pulse Setup Time | t_{SETUP2} | | 5 | | | ns |
| Start Pulse Hold Time | t_{HOLD2} | | 5 | | | ns |
| POL2 Setup Time | t_{SETUP3} | | 4 | | | ns |
| POL2 Hold Time | t_{HOLD3} | | 0 | | | ns |
| Start Pulse Low Period | t_{SPL} | | 6 | | | ns |
| STB Pulse Width | PW_{STB} | | 2 | | | CLK |
| | | | | | 4 | μs |
| Data Invalid Period | t_{INV} | | 1 | | | CLK |
| Last Data Timing | t_{LDT} | | 2 | | | CLK |
| CLK-STB Time | $t_{CLK-STB}$ | CLK $\uparrow \rightarrow$ STB \downarrow | 6 | | | ns |
| STB-CLK Time | $t_{STB-CLK}$ | STB $\downarrow \rightarrow$ CLK \downarrow | 6 | | | ns |
| Time Between STB and Start Pulse | $t_{STB-STH}$ | STB $\downarrow \rightarrow$ STHR(STHL) \uparrow | 60 | | | ns |
| POL-STB Time | $t_{POL-STB}$ | POL \uparrow or $\downarrow \rightarrow$ STB \uparrow | -5 | | | ns |
| STB-POL Time | $t_{STB-POL}$ | STB $\downarrow \rightarrow$ POL \downarrow or \uparrow | 6 | | | ns |

7. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met for soldering conditions of the μPD16638A.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Type of Surface Mount Device

μPD16638AN-xxx : TCP (TAB package)

| Mounting Condition | Mounting Method | Condition |
|--------------------|--------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Thermocompression | Soldering | Heating tool 300 to 350°C: heating for 2 to 3 seconds: pressure 100 g (per solder) |
| | ACF (Adhesive Conductive Film) | Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm ² : time 3 to 5 secs. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm ² : time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.) |

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability / Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.