

AT25SF0641C / AT25QF0641C

64-Mbit, 2.7 V – 3.6 V SPI Serial Flash Memory with Dual I/O, Quad I/O, and QPI Support

Description

The AT25SF0641C / AT25QF0641C is a 64-Mbit Serial Peripheral Interface (SPI) Flash memory device designed for use in a wide variety of high-volume industrial, consumer, and connected applications.

It can be used for storing program memory that is copied from Flash memory into embedded or external RAM during system boot; it also can be used for directly executing program code from Flash memory (Execute in Place [XiP]).

XiP is specifically supported by features which enhance read speed:

- Quad-SPI, which allows reading four bits in one clock cycle, or eight bits when double transfer rate (DTR) is enabled.
- Continuous read mode (0-4-4 command format), which removes the need to send a command opcode.
- QPI Mode (4-4-4 format).
- High SPI clock frequency.

These features allow fast response from the Flash memory whenever the host must fetch commands or data from it.

Features

- Single 2.7 V - 3.6 V supply
- Serial Peripheral Interface (SPI) and Quad Peripheral Interface (QPI) compatible support
 - Supports SPI Modes 0 and 3
 - Supports SPI dual output operations (1-1-2)
 - Supports Quad output operations (1-1-4)
 - Supports Quad I/O / XiP operations (1-4-4, 0-4-4)
 - Supports QPI I/O operations (4-4-4)
- Read Operations
 - Fast Read up to 133 MHz with 30 pF load
 - DTR Frequency up to 84 MHz
 - Up to 266 Mb/s continuous data transfer rate (Dual I/O)
 - Up to 532 Mb/s continuous data transfer rate (Quad I/O and QPI)
 - XiP (eXecute in Place) operation: continuous read with 8/16/32/64-byte wrap

- Full Chip Erase
- Flexible Erase Architecture and Time
 - 40 ms Typical 4-kB Block Erase Time (Typical)
 - 80 ms Typical 32-kB Block Erase Time (Typical)
 - 120 ms Typical 64-kB Block Erase Time (Typical)
- Flexible Programming
 - Byte/Page Program (1 to 256 Bytes)
 - Dual or Quad Input Byte/Page Program (1 to 256 Bytes)
- Erase/Program Suspend and Resume
- JEDEC Hardware Reset
- JEDEC Standard Manufacturer and Device ID
- Memory Protection Support
 - User-Definable Protected Area at Start or End of Memory Array
 - Enable/Disable Protection with $\overline{WP}$ Pin
- 3 x 1024-Byte One-Time Programmable (OTP) Security Registers
- Serial Flash Discoverable Parameters (SFDP) Register
- Low Power Dissipation
 - 0.5 μ A Deep Power-Down Current (Typical)
 - 10 μ A Standby current (Typical)
 - 6 mA Active Read Current (Typical)
- Endurance: 100,000 program/erase cycles (4-kB, 32-kB, or 64-kB blocks)
- Data Retention: 20 Years
- Temperature Range:
 - -40 °C to +85 °C
 - -40 °C to +105 °C
- Industry Standard Green (Pb/Halide-free/RoHS Compliant) Package Options
 - 8-pad, 4 x 4 x 0.5 mm DFN, 8-pad, 4 x 3 x 0.6 mm DFN, and 8-pad, 5 x 6 x 0.8 mm DFN
 - 8-lead, 208-mil Wide SOIC

Applications

- Boot Memory
- XiP (Execute in Place)
- Data Storage

Contents

1. Product Overview	8
2. Pinouts and Pin Descriptions	8
3. Typical Application Diagram	10
4. Memory Array	11
5. Device Operation	12
5.1 Standard SPI Operation	12
5.2 Dual SPI Operation	12
5.3 Quad SPI Operation	12
5.4 QPI Operation (4-4-4)	12
5.5 DTR Instructions	13
5.6 Switching Between SPI and QPI Operations	13
6. Operation Features	13
6.1 Supply Voltage	13
6.2 Software Reset	14
6.3 Hardware Reset (HOLD Pin)	14
6.4 Hardware Reset (JEDEC Standard Hardware Reset)	15
6.5 Write Protection	16
7. Status Registers	17
8. Memory Array Protection	21
9. Device Identification	23
10. Commands	24
10.1 Command Set Tables	24
10.2 Write Enable (06h)	28
10.3 Write Enable for Volatile Status Register (50h)	29
10.4 Write Disable (04h)	29
10.5 Read Status Register (05h or 35h or 15h)	30
10.6 Write Status Register (01h or 31h or 11h)	31
10.7 Enable QPI (38h)	33
10.8 Disable QPI (FFh)	33
10.9 Enable Reset (66h) and Reset (99h)	34
10.10 Read Data (03h)	35
10.11 Fast Read (0Bh)	35
10.12 DTR Fast Read 0Dh	36
10.13 Fast Read Dual Output (3Bh)	37
10.14 Fast Read Quad Output (6Bh)	38
10.15 Fast Read Dual I/O (BBh)	39
10.16 DTR Fast Read Dual I/O (BDh)	41
10.17 Fast Read Quad I/O (EBh)	42
10.18 DTR Fast Read Quad I/O (EDh)	45
10.19 Word Read Quad I/O (E7h)	47
10.20 Set Burst with Wrap (77h)	48
10.21 Set Read Parameters (C0h)	49
10.22 Burst Read with Wrap (0Ch)	51
10.23 DTR Burst Read With Wrap (0Eh)	52
10.24 Read Manufacturer / Device ID (90h)	53
10.25 Read Manufacturer / Device ID Dual I/O (92h)	54
10.26 Read Manufacturer / Device ID Quad I/O (94h)	55
10.27 JEDEC ID (9Fh)	56
10.28 Read Unique ID Number (4Bh)	57
10.29 Deep Power-Down (B9h)	57

10.30	Release Deep Power-Down / Device ID (ABh)	58
10.31	Read Security Register (48h)	60
10.32	Erase Security Register (44h)	61
10.33	Program Security Register (42h)	62
10.34	Read Serial Flash Discovery Parameter (5Ah)	63
10.35	Page Program (02h)	64
10.36	Quad Page Program (32h)	66
10.37	4 kB Block Erase (20h)	67
10.38	32 kB Block Erase (52h)	68
10.39	64 kB Block Erase (D8h)	69
10.40	Chip Erase (C7h / 60h)	70
10.41	Erase / Program Suspend (75h)	71
10.42	Erase / Program Resume (7Ah)	74
11.	Thermal Information	74
12.	Electrical Characteristics	75
12.1	Absolute Maximum Ratings	75
12.2	Operating Ranges	75
12.3	Latch-up Characteristics	75
12.4	Power-Up Timing and Write Inhibit Threshold	76
12.5	DC Electrical Characteristics	77
12.6	AC Measurement Conditions	77
12.7	AC Electrical Characteristics	78
12.8	Input Timing	80
12.9	Output Timing	80
12.10	Hold Timing	80
12.11	WP Timing	80
13.	Marking Information	81
13.1	8-lead, 208-mil Wide SOIC Marking Information	81
13.2	8-pad, 3 x 4 x 0.6 mm DFN Marking Information	83
13.3	8-pad, 5 x 6 x 0.8 mm DFN Marking Information	84
13.4	8-pad, 4 x 4 x 0.5mm DFN Marking Information	85
13.5	8-pad, 4 x 4 x 0.5mm DFN Tape and Reel Information	86
13.6	8-lead, 208-mil Wide SOIC Tape and Reel Information	87
13.7	8-Pad, 5 x 6 x 0.8 mm DFN Tape and Reel Information	88
13.8	8-Pad, 3 x 4 x 0.6 mm DFN Tape and Reel Information	89
14.	Ordering Information	90
15.	Packaging Information	91
15.1	8-Pad, 4 x 4 x 0.5 mm DFN	91
15.2	8-Pad, 5 x 6 x 0.8 mm DFN	92
15.3	8-Lead, 208-mil Wide SOIC	93
15.4	8-Pad, 3 x 4 x 0.6 mm DFN	94
16.	Revision History	95
A.	ECAD Design Information	96

Figures

Figure 1. 8-DFN (Top View)	8
Figure 2. 8-SOIC (Top View)	8
Figure 3. AT25SF0641C / AT25QF0641C Typical Application Block Diagram for SPI	10
Figure 4. AT25SF0641C / AT25QF0641C Typical Application Block Diagram for QPI/QSPI	10
Figure 5. Memory Architecture Diagram	11
Figure 6. Switching Between SPI and QPI Operations	13
Figure 7. Hold Condition Activation	14
Figure 8. JEDEC Standard Hardware Reset	15
Figure 9. Write Enable Command for SPI Mode (left) and QPI Mode (right)	28
Figure 10. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right)	29
Figure 11. Write Disable Command for SPI Mode (left) and QPI Mode (right)	29
Figure 12. Read Status Register Command (SPI Mode)	30
Figure 13. Read Status Register Command (QPI Mode)	30
Figure 14. Write Status Register Command (SPI Mode)	31
Figure 15. Write Status Register Sequence Diagram - 01h 2-byte (QPI Mode)	32
Figure 16. Write Status Register Diagram - 01h/31h/11h 1-byte (SPI Mode)	32
Figure 17. Write Status Register Diagram - 01h/31h/11h 1-byte (QPI Mode)	32
Figure 18. Enable QPI Command (SPI Mode only)	33
Figure 19. Disable QPI Command for QPI Mode	33
Figure 20. Enable Reset and Reset Command (SPI Mode)	34
Figure 21. Enable Reset and Reset Command (QPI Mode)	34
Figure 22. Read Data Command	35
Figure 23. Fast Read Command (SPI Mode)	35
Figure 24. Fast Read Command (QPI Mode)	36
Figure 25. DTR Fast Read (SPI Mode)	36
Figure 26. DTR Fast Read (QPI Mode)	37
Figure 27. Fast Read Dual Output command (SPI Mode)	37
Figure 28. Fast Read Quad Output Command (SPI Mode)	38
Figure 29. Fast Read Dual I/O Command (first time or after previous command has Mode bits M5-4 not equal to 1,0)	39
Figure 30. Fast Read Dual I/O Sequence Diagram (previous M5-4 = 1,0) SPI Mode Only	40
Figure 31. DTR Fast Read Dual I/O (SPI Mode only; Initial instruction or previous M5-4 = 1,0)	41
Figure 32. DTR Fast Read Dual I/O (SPI Mode only; Previous instruction set M5-4=10)	41
Figure 33. Fast Read Quad I/O Command (first time or after previous command has mode bits M5-4 not equal to 1,0; SPI Mode)	42
Figure 34. Fast Read Quad I/O Command (initial command or previous M5-4 = 1,0; SPI mode)	42
Figure 35. Fast Read Quad I/O Command (first time or after previous command has mode bits M5-4 not equal to 1,0; QPI mode)	43
Figure 36. Fast Read Quad I/O Command (Initial command or previous M5-4 = 1,0; QPI mode)	44
Figure 37. DTR Fast Read Quad I/O (SPI Mode; Initial instruction or previous M5-4 $\neq$ 1,0)	45
Figure 38. DTR Fast Read Quad I/O (SPI Mode; Initial instruction or previous M5-4 = 1,0)	45
Figure 39. DTR Fast Read Quad I/O (QPI Mode; Initial instruction or previous M5-4 $\neq$ 1,0)	46
Figure 40. DTR Fast Read Quad I/O (QPI Mode; Initial instruction or previous M5-4 = 1,0)	46
Figure 41. Word Read Quad I/O Command (Initial command or previous set M5-4 $\neq$ 1,0; SPI Mode)	47
Figure 42. Word Read Quad I/O Command (Previous command set M5-4 = 1,0; SPI Mode)	47
Figure 43. Set Burst with Wrap Command Sequence, SPI Only	48
Figure 44. Set Read Parameters Command (QPI Mode)	50
Figure 45. Burst Read with Wrap Command (QPI Mode)	51
Figure 46. DTR Burst Read with Wrap Command (QPI Mode)	52
Figure 47. Read Manufacturer/ Device ID Command (SPI Mode)	53
Figure 48. Read Manufacturer/ Device ID Command (QPI Mode)	54
Figure 49. Read Dual Manufacturer/ Device ID Dual I/O Command (SPI Mode)	54

Figure 50. Read Quad Manufacturer/ Device ID Quad I/O Command (SPI Mode)	55
Figure 51. Read JEDEC ID Command (SPI Mode)	56
Figure 52. Read JEDEC ID Command (QPI Mode)	56
Figure 53. Read Unique ID Sequence (SPI Mode only)	57
Figure 54. Deep Power-Down Command (SPI Mode)	57
Figure 55. Deep Power-Down Command (QPI Mode)	58
Figure 56. Release Power-Down Command (SPI Mode)	58
Figure 57. Release Power-Down Command (QPI Mode)	59
Figure 58. Release Power-Down / Device ID Command (SPI Mode)	59
Figure 59. Release Power-Down / Device ID Command (QPI Mode)	59
Figure 60. Read Security Register, SPI Mode	60
Figure 61. Read Security Register, QPI Mode	60
Figure 62. Erase Security Register SPI Mode	61
Figure 63. Erase Security Register QPI Mode	61
Figure 64. Program Security Register SPI Mode	62
Figure 65. Program Security Register QPI Mode	62
Figure 66. Read SFDP Register Command SPI Mode	63
Figure 67. Read SFDP Register Command QPI Mode	63
Figure 68. Page Program Command (SPI Mode)	64
Figure 69. Page Program Command (QPI Mode)	65
Figure 70. Quad Page Program Command (SPI mode)	66
Figure 71. 4 kB Block Erase Command (SPI Mode)	67
Figure 72. 4 kB Block Erase Command (QPI Mode)	67
Figure 73. 32 kB Block Erase Command (SPI Mode)	68
Figure 74. 32 kB Block Erase Command (QPI Mode)	68
Figure 75. 64 kB Block Erase Command (SPI Mode)	69
Figure 76. 64 kB Block Erase Command (QPI Mode)	69
Figure 77. Chip Erase Command for SPI Mode (left) and QPI Mode (right)	70
Figure 78. Erase Suspend Command (SPI Mode)	73
Figure 79. Erase Suspend Command (QPI Mode)	73
Figure 80. Erase / Program Resume Command (SPI Mode)	74
Figure 81. Power-up Timing and Voltage Levels	76
Figure 82. Power-up Timing After Brown-Out	76
Figure 83. AC Measurement I/O Waveform	77
Figure 84. Tape and Reel Example Section	86
Figure 85. Pin 1 Identifier	86
Figure 86. Tape and Reel Example Section	87
Figure 87. Pin 1 Identifier	87
Figure 88. Tape and Reel Example Section	88
Figure 89. Pin 1 Identifier	88
Figure 90. Tape and Reel Example Section	89
Figure 91. Pin 1 Identifier	89

Tables

Table 1. Pin Descriptions	8
Table 2. JEDEC Standard Hardware Reset Timing Parameters	16
Table 3. Status Register 1 Format	17
Table 4. Status Register 2 Format	18
Table 5. Status Register 3 Format	19
Table 6. Status Register Protection	19
Table 7. Dummy Configuration Matrix	20
Table 8. DRV1, DRV0	20
Table 9. Status Register Memory Protection (CMP = 0)	21
Table 10. Status Register Memory Protection (CMP = 1)	22
Table 11. Manufacturer and Device ID Information for the AT25SF0641C	23
Table 12. Manufacturer and Device ID Information for the AT25QF0641C	23
Table 13. Command Set Table 1 (Standard/Dual/Quad SPI Commands) [1]	24
Table 14. Command Set Table 2 (Standard/Dual/Quad SPI Commands) [1]	25
Table 15. Command Set Table 3 (QPI Commands)	25
Table 16. Instruction Set Table-DTR (SPI Instructions)	26
Table 17. Instruction Set Table-DTR (QPI Instructions)	26
Table 18. Commands that must send Write Enable/Write Enable for the Volatile Status Register Command	27
Table 19. Encoding of W6 - W4 Wrap Bits	48
Table 20. Commands that Configure Number of Dummy Clocks	49
Table 21. Encoding of the P[5:4] Bits	49
Table 22. Encoding of the P[1:0] Bits	49
Table 23. Encoding of the P[5:4] Bits (DTR)	49
Table 24. Encoding of the P[1:0] Bits (DTR)	50
Table 25. Security Register Structure	60
Table 26. Security Register Structure	61
Table 27. Security Register Structure	62
Table 28. Readable Area of Memory While a Program Operation is Suspended	71
Table 29. Readable or Programmable Area of Memory While an Erase Operation is Suspended	71
Table 30. Acceptable Commands During Program Erase Suspend after tPSL/tESL	72
Table 31. Acceptable Commands During Suspend (tPSL/tESL not required)	72
Table 32. Absolute Maximum Ratings [1]	75
Table 33. Device Operating Rate	75
Table 34. Latch-up Characteristics	75
Table 35. Power-up Timing and Write Inhibit Threshold Parameters	76
Table 36. DC Electrical Characteristics for -40 °C to +85 °C and -40 °C to +105 °C	77
Table 37. AC Measurement Conditions	77
Table 38. AC Electrical Characteristics for -40 °C to +85 °C and -40 °C to +105 °C	78
Table 39. 8-lead, 208-mil Wide SOIC Marking Decoder (With Dimple)	81
Table 40. 8-lead, 208-mil Wide SOIC Marking Decoder (No Dimple)	81
Table 41. 8-lead, 208-mil Wide SOIC Top Side Marking Table	82
Table 42. 8-lead, 208-mil Wide SOIC Bottom Side Marking Table	82
Table 43. 8-pad, 3 x 4 x 0.6 mm DFN Marking Decoder	83
Table 44. 8-pad, 3 x 4 x 0.6 mm DFN Marking Table	83
Table 45. 8-pad, 5 x 6 x 0.8 mm DFN Marking Decoder	84
Table 46. 8-pad, 5 x 6 x 0.8 mm DFN Marking Table	84
Table 47. 8-pad, 4 x 4 x 0.5mm DFN Marking Decoder	85
Table 48. 8-pad, 4 x 4 x 0.5mm DFN Marking Table	85
Table 49. Tape and Reel Specifications	86
Table 50. Carrier Tape Drawing & Dimension: Unit:mm	86
Table 51. Tape and Reel Specifications	87


Table 52. Carrier Tape Drawing & Dimension: Unit:mm	87
Table 53. Tape and Reel Specifications	88
Table 54. Carrier Tape Drawing & Dimension: Unit:mm	88
Table 55. Tape and Reel Specifications	89
Table 56. Carrier Tape Drawing & Dimension: Unit:mm	89

1. Product Overview

Both the AT25SF0641C and the AT25QF0641C support quad-SPI operations. The AT25QF0641C has quad-SPI enabled by default. The AT25SF0641C does not have quad-SPI enabled by default; thus, for quad-SPI operations, users must enable it explicitly (by setting the QE bit in Status Register 2 to 1).

2. Pinouts and Pin Descriptions

The following figures show the pinout of each available package type.



During all operations, V_{CC} must be held stable and within the specified valid range: V_{CC} (min) to V_{CC} (max).

All of the input and output signals must be held high or low (according to voltages of V_{IH} , V_{OH} , V_{IL} or V_{OL}).

Table 1. Pin Descriptions

Symbol	Type	Name and Function
CS	Input	CHIP SELECT When this input signal is high, the device is deselected and serial data output pins are at high impedance. Unless an internal program, erase, or write status register cycle is in progress, the device is in the standby power mode (this is not the deep power-down mode). Driving Chip Select ($\overline{\text{CS}}$) low enables the device, placing it in the active power mode. After power-up, a falling edge on Chip Select ($\overline{\text{CS}}$) is required before the start of any command. To ensure correct power-up sequencing, it is recommended to add a 10k Ohm pull-up resistor from $\overline{\text{CS}}$ to V_{CC} . This ensures $\overline{\text{CS}}$ ramps together with V_{CC} during power-up.
SCK	Input	SERIAL CLOCK This input signal provides the timing for the serial interface. Commands, addresses, or data present at serial data input are latched on the rising edge of Serial Clock (SCK). Data are shifted out on the falling edge of the Serial Clock (SCK).
SI (I/O ₀)	Input/Output	SERIAL INPUT The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched in on the rising edge of SCK. With the Dual-Output and Quad-Output Read commands, the SI Pin becomes an output pin (I/O ₀) in conjunction with other pins to allow two or four bits of data on (I/O ₃₋₀) to be clocked in on every falling edge of SCK. To maintain consistency with the SPI nomenclature, the SI (I/O ₀) pin is referenced as the SI pin unless specifically addressing the Dual-I/O and Quad-I/O modes in which case it is referenced as I/O ₀ . Data present on the SI pin is ignored whenever the device is deselected ($\overline{\text{CS}}$ is deasserted).

Table 1. Pin Descriptions (Cont.)

Symbol	Type	Name and Function
SO (I/O ₁)	Input/Output	SERIAL OUTPUT The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK. With the Dual-Output Read commands, the SO Pin remains an output pin (I/O0) in conjunction with other pins to allow two bits of data on (I/O ₁₋₀) to be clocked in on every falling edge of SCK. To maintain consistency with the SPI nomenclature, the SO (I/O ₁) pin is referenced as the SO pin unless specifically addressing the Dual-I/O modes in which case it is referenced as I/O ₁ . The SO pin is in a high-impedance state whenever the device is deselected ($\overline{CS}$ is deasserted).
$\overline{WP}$ (I/O ₂)	Input/Output	WRITE PROTECT This pin is used either for write-protection, in which case it is referred to as $\overline{WP}$, or as one of the quad-SPI I/O pins, in which case it is referred to as IO ₂ . When the Quad Enable (QE) bit of Status Register 2 is 0, and the SRP1 and SRP0 bits are 0 and 1, respectively, the pin can be used for write-protection. It then can be asserted (driven low) to protect the Status Registers from modification. When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as I/O pin IO ₂ in any command that makes use of quad-SPI. In this setting, do not use the pin for write-protection. The $\overline{WP}$ pin does not have an internal pull-up; thus, it must either be driven or, if not used, pulled up with an external resistor to V _{CC} .
$\overline{HOLD}$ / $\overline{RESET}$ (IO ₃)	Input/Output	HOLD / RESET / IO₃ This pin is used either for pausing communication (in which case it is referred to as $\overline{HOLD}$), as a hardware reset pin (in which case it is referred to as $\overline{RESET}$), or as one of the quad-SPI I/O pins (in which case it is referred to as IO ₃). When the Quad Enable (QE) bit of Status Register 2 is 0 and the HOLD/RST bit in Status Register 3 is 0, this pin is used as a $\overline{HOLD}$ pin. When the Quad Enable (QE) bit of Status Register 2 is 0 and the HOLD/RST bit in Status Register 3 is 1, this pin is used as a $\overline{RESET}$ pin. When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as the IO3 pin in any command that makes use of quad-SPI. In this setting, do not use the pin for pausing communication or for reset. The $\overline{HOLD}$ pin is used to pause a SPI sequence without resetting the clocking sequence. To enable the HOLD mode, the CS must be low. The HOLD mode effect is on with the falling edge of the $\overline{HOLD}$ signal with SCK being low. The HOLD mode ends on the rising edge of $\overline{HOLD}$ signal with SCK being low. If not used, the $\overline{HOLD}$ pin is internally pulled-high and can be left floating. Note: When using the device in a 16-pin SOIC package, use the dedicated $\overline{RESET}$ (pin3) for a hardware reset.
V _{CC}	Power	DEVICE POWER SUPPLY V _{CC} is the single voltage used for all device functions. See Section 6.1.1 for details.
GND	Power	GROUND The ground reference for the V _{CC} supply voltage.

3. Typical Application Diagram

Figure 3 and Figure 4 show the typical application diagrams for the AT25SF0641C / AT25QF0641C serial Flash.




Figure 3. AT25SF0641C / AT25QF0641C Typical Application Block Diagram for SPI




Figure 4. AT25SF0641C / AT25QF0641C Typical Application Block Diagram for QPI/QSPI

4. Memory Array

To provide the greatest flexibility, the memory array of the AT25SF0641C / AT25QF0641C can be erased in four levels of granularity including a full chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions. The Memory Architecture Diagram shows of each erase level.

64 kB Block Erase (D8h)	32 kB Block Erase (52h)	4 kB Block Erase (20h)	Block Address Range
64 kB (block 127)	32 kB (block 255)	4 kB (Block2047)	7FF000h - 7FFFFFFh
		4 kB (B2046)	7FE000h - 7FEFFFh
		4 kB (B2045)	7FD000h - 7FDFFFh
		4 kB (B2044)	7FC000h - 7FCFFFh
		4 kB (B2043)	7FB000h - 7FBFFFh
		4 kB (B2042)	7FA000h - 7FAFFFh
		4 kB (B2041)	7F9000h - 7F9FFFh
		4 kB (B2040)	7F8000h - 7F8FFFh
	32 kB (block 254)	4 kB (B2039)	7F7000h - 7F7FFFh
		4 kB (B2038)	7F6000h - 7F6FFFh
		4 kB (B2037)	7F5000h - 7F5FFFh
		4 kB (B2036)	7F4000h - 7F4FFFh
		4 kB (B2035)	7F3000h - 7F3FFFh
		4 kB (B2034)	7F2000h - 7F2FFFh
		4 kB (B2033)	7F1000h - 7F1FFFh
		4 kB (B2032)	7F0000h - 7F0FFFh
64 kB (block 126) to 64 kB (block 1)	32 kB (block 253) to 32 kB (block 2)	4 kB (B2031) to 4 kB (B16)	7EF000h - 7EFFFh to 010000h - 010FFFh
64 kB (block 0)	32 kB (block 1)	4 kB (B15)	00F000h - 00FFFFh
		4 kB (B14)	00E000h - 00EFFFh
		4 kB (B13)	00D000h - 00DFFFh
		4 kB (B12)	00C000h - 00CFFFh
		4 kB (B11)	00B000h - 00BFFFh
		4 kB (B10)	00A000h - 00AFFFh
		4 kB (B9)	009000h - 009FFFh
		4 kB (B8)	008000h - 008FFFh
	32 kB (block 0)	4 kB (B7)	007000h - 007FFFh
		4 kB (B6)	006000h - 006FFFh
		4 kB (B5)	005000h - 005FFFh
		4 kB (B4)	004000h - 004FFFh
		4 kB (B3)	003000h - 003FFFh
		4 kB (B2)	002000h - 002FFFh
		4 kB (B1)	001000h - 001FFFh
		4 kB (B0)	000000h - 000FFFh

Figure 5. Memory Architecture Diagram

5. Device Operation

Standard/Dual/Quad SPI mode, and QPI mode are exclusive; only one of these two modes can be active at any given time.

5.1 Standard SPI Operation

The AT25SF0641C / AT25QF0641C features a serial peripheral interface on four signals: Serial Clock (SCK), Chip Select ($\overline{\text{CS}}$), Serial Data Input (SI) and Serial Data Output (SO). Standard SPI commands use the SI input pin to serially write commands, addresses or data to the device on the rising edge of SCK. The SO output pin is used to read data or status from the device on the falling edge of SCK.

SPI bus operation Modes 0 and 3 are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the SCK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the SCK signal is normally low on the falling and rising edges of $\overline{\text{CS}}$. For Mode 3 the SCK signal is normally high on the falling and rising edges of $\overline{\text{CS}}$.

5.2 Dual SPI Operation

The AT25SF0641C / AT25QF0641C supports Dual SPI operation. This command allows data to be transferred to or from the device at two times the rate of the standard SPI. The Dual Read command is ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XiP). When using Dual SPI commands, the SI and SO pins become bidirectional I/O pins; IO₀ and IO₁.

5.3 Quad SPI Operation

The AT25SF0641C / AT25QF0641C supports Quad SPI operation. This command allows data to be transferred to or from the device at four times the rate of the standard SPI. The Quad Read command offers a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XiP). When using Quad SPI command, the SI and SO pins become bidirectional IO₀ and IO₁, and the $\overline{\text{WP}}$ and $\overline{\text{HOLD}}$ pins become IO₂ and IO₃ respectively. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

5.4 QPI Operation (4-4-4)

The AT25SF0641C / AT25QF0641C supports Quad Peripheral Interface (QPI) operation when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the Enable QPI (38h) command. Before QPI mode can be enabled, the Quad Enable bit (QE) in Status Register-2 must be set. When using QPI commands, the SI and SO pins become bidirectional IO₀ and IO₁, and the $\overline{\text{WP}}$ and $\overline{\text{HOLD}}$ pins become IO₂ and IO₃, respectively.

The typical SPI protocol requires the byte-long command code to be shifted into the device only through the SI pin in eight serial clocks. The QPI mode uses all four I/O pins to input the command code; thus, only two serial clocks are required to send it. This can significantly reduce the SPI command overhead and improve system performance in an XiP environment. Address and data, if present in a command, are also sent over all four I/O pins; hence, QPI mode is also known as "4-4-4."

Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one of the two modes can be active at any given time. The enable QPI (38h) and Disable QPI (FFh) commands are used to switch between these two modes. On power-up, or after a software or hardware reset, the default state of the device is Standard/Dual/Quad SPI mode.

5.5 DTR Instructions

The AT25SF0641C / AT25QF0641C supports DTR operation when using the DTR instructions 0Dh, BDh, EDh, and 0Eh. These instructions allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR instructions the SI and SO pins become bidirectional I/O pins: IO₀ and IO₁.

5.6 Switching Between SPI and QPI Operations

Figure 6 illustrates the process for switching between SPI and QPI operations.




Figure 6. Switching Between SPI and QPI Operations

6. Operation Features

6.1 Supply Voltage

6.1.1 Operating Supply Voltage

A valid and stable V_{CC} voltage within the specified [$V_{CC(min)}$, $V_{CC(max)}$] range must be applied before selecting the memory and issuing commands to it. To secure a stable DC supply voltage, decouple the V_{CC} line with a 100 nF to 1 μ F low ESR/ESL capacitor placed close to the V_{CC} /GND package pins. This voltage must remain stable and valid until the end of the transmission of the command and, for a Write command, until the completion of the internal write cycle (t_W).

6.1.2 Power-up Conditions

When the power supply is turned on, V_{CC} rises continuously from GND to V_{CC} . During this time, the Chip Select ($\overline{CS}$) line is not allowed to float but should follow the V_{CC} voltage; thus, it is recommended to connect the $\overline{CS}$ line to V_{CC} via a suitable pull-up resistor.

Also, the $\overline{CS}$ input offers a built-in safety feature: the $\overline{CS}$ input is edge-sensitive and level-sensitive. After power-up, the device does not become selected until a falling edge has first been detected on $\overline{CS}$. This ensures that $\overline{CS}$ must have been high before going low to start the first operation.

6.1.3 Device Reset

To prevent inadvertent Write operations during power-up (continuous rise of V_{CC}), a power-on reset (POR) circuit is included. At power-up, the device does not respond to any command until V_{CC} has reached the power-on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in the power-up timing).

When V_{CC} is lower than V_{WI} , the device is reset.

6.1.4 Power-Down

At power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops from the normal operating voltage to below the power-on reset threshold voltage (V_{WI}), the device stops responding to any command sent to it. During power-down, the device must be deselected ($\overline{CS}$ must be allowed to follow the voltage applied on V_{CC}) and in Standby Power mode (no internal Write cycle is in progress).

6.1.5 Active Power and Standby Power Modes

When $\overline{CS}$ is low, the device is selected and in the Active Power mode. The device consumes I_{CC} .

When $\overline{CS}$ is high, the device is deselected. If a write cycle is not currently in progress, the device goes into Standby Power mode, and the device consumption drops to I_{CC1} .

6.1.6 Hold Condition

When $QE=0$ and $HOLD/RST=0$, the $\overline{HOLD}$ signal is used to pause any serial communications with the device without resetting the clocking sequence. During the Hold condition, the Serial Data Output (SO) is high impedance, and Serial Data Input (SI) and Serial Clock (SCK) are Don't Care. To enter the Hold condition, the device must be selected, with $\overline{CS}$ Low. Normally, the device is kept selected for the duration of the Hold condition. Deselecting the device while it is in the Hold condition has the effect of resetting the state of the device. This mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the $\overline{HOLD}$ signal is driven low at the same time as SCK is already low (see Figure 7). The Hold condition ends when the $\overline{HOLD}$ signal is driven high at the same time as SCK is already low. Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with SCK being low.




Figure 7. Hold Condition Activation

6.2 Software Reset

The AT25SF0641C / AT25QF0641C can be reset to the initial power-on state by a software reset sequence. This sequence must include two consecutive commands: Enable Reset (66h) and Reset (99h). If the command sequence is successfully accepted, the device takes approximately t_{RST} to reset. No command is accepted during the reset period.

6.3 Hardware Reset ($\overline{HOLD}$ Pin)

The AT25SF0641C / AT25QF0641C can also be configured to use the hardware $\overline{RESET}$ pin. The $HOLD/RST$ bit in Status Register 3 is the configuration bit for the $\overline{HOLD}$ pin function or the $\overline{RESET}$ pin function. When $HOLD/RST=0$ (factory default), the pin acts as a $\overline{HOLD}$ pin, as described above; when $HOLD/RST=1$, the pin acts

as a $\overline{\text{RESET}}$ pin. Driving the $\overline{\text{RESET}}$ pin low for a minimum period of $\sim 1 \mu\text{s}$ (t_{RESET}) resets the device to its initial power-on state. Any on-going Program/Erase operation is interrupted, and data corruption can happen. While $\overline{\text{RESET}}$ is low, the device does not accept any command input.

If QE bit is set to 1, the $\overline{\text{HOLD}}$ or $\overline{\text{RESET}}$ function are disabled, and the pin becomes one of the four data I/O pins.

The hardware $\overline{\text{RESET}}$ pin has the highest priority among all the input signals. Driving $\overline{\text{RESET}}$ low for a minimum period of $\sim 1 \mu\text{s}$ (t_{RESET}) interrupts any on-going external/internal operations, regardless the status of other SPI signals ($\overline{\text{CS}}$, SCK, IOs, $\overline{\text{WP}}$, and $\overline{\text{HOLD}}$). Note that while a faster $\overline{\text{RESET}}$ pulse (as short as a few hundred nanoseconds) often resets the device, a $1 \mu\text{s}$ minimum pulse is recommended to ensure reliable operation.

6.4 Hardware Reset (JEDEC Standard Hardware Reset)

The AT25SF0641C / AT25QF0641C supports JEDEC Standard Hardware Reset. The JEDEC Standard Hardware Reset sequence can also be used to reset the device to its power on state without cycling power.

The reset sequence does not use the SCK pin. The SCK has to be low (mode 0) or high (mode 3) through the entire reset sequence. This prevents any confusion with an instruction, as no instruction bits are transferred (clocked).

A reset is commanded when the data on the SI pin is 0101 on four consecutive positive edges of the $\overline{\text{CS}}$ pin with no edge on the SCK pin throughout. The sequence is as follows:

1. $\overline{\text{CS}}$ is driven active low to select the device.
2. Clock (SCK) remains stable in either a high or low state.
3. SI is driven low by the bus master, simultaneously with $\overline{\text{CS}}$ going active low. No SPI bus slave drives SI during $\overline{\text{CS}}$ low before a transition of SCK i.e.: slave streaming output active is not allowed until after the first edge of SCK.
4. $\overline{\text{CS}}$ is driven inactive. The slave captures the state of SI on the rising edge of $\overline{\text{CS}}$.

The above steps are repeated 4 times, each time alternating the state of SI.

After the fourth $\overline{\text{CS}}$ pulse, the slave triggers its internal reset. SI is low on the first $\overline{\text{CS}}$, high on the second, low on the third, high on the fourth. This provides a value of 5H, unlike random noise. And activity on SCK during this time will halt the sequence and a Reset will not be generated. The figure below illustrates the timing for hardware Reset operation.




Figure 8. JEDEC Standard Hardware Reset

6.5 Write Protection

To protect inadvertent writes by the possible noise, several means of protection are applied to the Flash memory. Write protection features include:

- During power-on reset, all operations are disabled, and no command is recognized.
- An internal time delay of t_{PUW} can protect the data against inadvertent changes while the power supply is outside the operating specification. This includes the Write Enable, Page program, Block Erase, Chip Erase, Write Security Register, and Write Status Register commands.
- For data changes, Write Enable command must be issued to set the Write Enable Latch (WEL) bit to 0. Power-up, Completion of Write Disable, Write Status Register, Page program, Block Erase, and Chip Erase are subject to this condition.
- Using the Status Register protect (SRP) and Block protect (SEC, TB, BP4 – BP0) bits, a portion of memory can be configured as read only (this is called software protection).
- Write Protect ($\overline{WP}$) pin can control to change the Status Register under hardware control.
- The Deep Power-Down mode provides extra protection from unexpected data changes as all commands are ignored under this status except for Release Deep Power-Down command.
- Device resets when V_{CC} is below threshold: At power-up or power-down, the AT25SF0641C / AT25QF0641C maintains a reset condition while V_{CC} is below the threshold value of V_{WI} . While reset, all operations are disabled, and no commands are recognized.
- Write Enable: The Write Enable command is set with the Write Enable Latch bit. The WEL bit returns to reset in the following situations:
 - Power-up
 - Write Disable
 - Write Status Register (Whether the SR is protected, WEL returns to reset)
 - Page Program (Whether the program area is protected, WEL returns to reset)
 - Block Erase/Chip Erase (Whether the erase area is protected, WEL returns to reset)
 - Software Reset
 - Hardware Reset

One Time Program (OTP) write protection for array and Security Registers using the Status Register.

Table 2. JEDEC Standard Hardware Reset Timing Parameters

Parameter	Min.	Typ.	Max.	Unit
t_{CL}	20	-	-	ns
t_{CH}	20	-	-	ns
Setup Time	5	-	-	ns
Hold Time	5	-	-	ns

7. Status Registers

Table 3. Status Register 1 Format

Bit #	Acronym	Name	Type	Default ^[1]	Volatile/ Non-Volatile	Description
7	SRP0	Status Register Protect 0	R/W	0	Non-Volatile	The Status Register Protect 0 bit is a non-volatile bit that, along with the SRP1, controls the method of status register write protection: software protection, hardware protection, power supply lock-down, or one time programmable protection. See Table 6 .
6:2	BP4-BP0	Block Protect Size	R/W	0	Non-Volatile	The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register command. When WPS=0, and the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (see Table 9 and Table 10) is protected against Page Program, and Block Erase commands. The Block Protect bits can be written if the Hardware Protected mode has not been set. The Chip Erase command is executed if the Block Protect (BP2, BP1, BP0) bits are 0 and CMP=0, or the Block Protect (BP2, BP1, BP0) bits are 1 and CMP=1. The factory default setting for the Block Protection Bits is 0; none of the array is protected.
1	WEL	Write Enable	R	0	Volatile	Write Enable Latch (WEL) is a read only bit in the status register that is set to a 1 after executing a Write Enable command. The WEL status bit is cleared to a 0 when device is write disabled. A write disable state occurs upon power-up or after any of the following commands: Write Disable, Page Program, Erase and Write Status Register.
0	RDY/BSY	Ready/Busy	R	0	Volatile	RDY/BSY is a read only bit in the status register that is set to a 1 state when the device is executing a Page Program, Erase, Write Status Register or Write Security Register command. During this time, the device ignores further commands except for the Read Status Register and Erase / Program Suspend command (see t_W , t_{PP} , t_{BE} , t_{BE1} , t_{BE2} and t_{CE} in AC Characteristics). When the Program, Erase, Write Status Register or Write Security Register command has completed, the RDY/BSY bit is cleared to a 0 state indicating the device is ready for further commands.

1. For non-volatile bits, the default value is set by the factory. It can later be modified by the user.

Table 4. Status Register 2 Format

Bit #	Acronym	Name	Type	Default ^[1]	Volatile/ Non-Volatile	Description
7	SUS1	Suspend Status	R	0	Volatile	The Suspend Status bit 1 is a read only bit in the Status Register that is set to 1 after executing a Suspend (75h) command during an erase operation. This bit is cleared to 0 after resuming an erase operation using the Resume (7Ah) command, as well as after power-up.
6	CMP	Complement Protect	R/W	0	Non-Volatile	The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register. It is used in conjunction with BP4 – BP0 bits to provide more flexibility for the array protection. See Table 9 and Table 10 for details. The default setting is CMP = 0.
5:3	LB3-LB1	Write-Protect and Control Status	R/W	0	Non-Volatile	The Security Register Lock (LB3/LB2/LB1) bits are non-volatile, One Time Program (OTP) bits that provide the write protect control and status to the Security Registers. Their default state is 0 (the security registers are unlocked). They can be set to 1 individually using the Write Register command. These bits are One Time Programmable: once they are set to 1, the Security Registers become read-only permanently.
2	SUS2	Suspend Status	R	0	Volatile	The Suspend Status bit 2 is a read only bit in the Status Register that is set to 1 after executing a Suspend (75h) command during a program operation. This bit is cleared to 0 after resuming a program operation using the Resume (7Ah) command, as well as after power-up.
1	QE	Quad Enable	R/W	0	Non-Volatile	The Quad Enable (QE) bit is a non-volatile read/write bit in the status register that allows Quad SPI operations (including QPI). When the QE bit is set to 0 (factory default for the AT25SF0641C) the WP pin and HOLD are enabled. When the QE pin is set to 1 (factory default for the AT25QF0641C), the Quad IO ₂ and IO ₃ pins are enabled instead, and Quad SPI commands are available. WARNING: Do not enable Quad SPI if the WP or HOLD pins are tied directly to the power supply or ground.
0	SRP1	Status Register Protect 1	R/W	0	Non-Volatile	The Status Register Protect 1 bit is a non-volatile bit that, along with the SRP0, controls the method of status register write protection: software protection, hardware protection, power supply lock-down, or one time programmable protection. See Table 6 .

1. For non-volatile bits, the default value is set by the factory. It can later be modified by the user.

Table 5. Status Register 3 Format

Bit #	Acronym	Name	Type	Default ^[1]	Volatile/ Non-Volatile	Description
7	HOLD/RST	$\overline{\text{HOLD/RESET}}$ pin function	R/W	0	Non-Volatile	The $\overline{\text{HOLD}}$ or $\overline{\text{RESET}}$ Pin Function bit (HOLD/RST) is used to determine if a $\overline{\text{HOLD}}$ or $\overline{\text{RESET}}$ function is to be implemented on the hardware pin. When HOLD/RST=0 (factory default), the pin acts as $\overline{\text{HOLD}}$; when HOLD/RST=1, the pin acts as $\overline{\text{RESET}}$. The $\overline{\text{HOLD}}$ or $\overline{\text{RESET}}$ functions are only available when QE=0. If QE is set to 1, the $\overline{\text{HOLD}}$ and $\overline{\text{RESET}}$ functions are disabled, and the pin acts as a dedicated data pin (IO ₃).
6	DRV1	Output Drive Strength 1	R/W	0	Non-Volatile	The Output Drive Strength (DRV1/DRV0) bits determine the drive strength of output signals used by any Read command (see Table 8).
5	DRV0	Output Drive Strength 0	R/W	1	Non-Volatile	
4	DC	-	R	0	Non-Volatile	The Dummy Configuration (DC) bit is a non-volatile bit which selects the number of dummy cycles between the end of address and the start of read data output. Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be transmitted to the host system. Some read commands require additional dummy cycles as the SPI clock frequency (SCK) increases. Table 7 provides the decoding of the DC bit, and the number of required dummy cycles for different SPI clock frequencies.
3:0	Reserved	n/a	n/a	n/a	n/a	Reserved.

1. For non-volatile bits, the default value is set by the factory. It can later be modified by the user.

Table 6. Status Register Protection

SRP1	SRP0	$\overline{\text{WP}}$	Status Register	Description
0	0	X	Software Protected	$\overline{\text{WP}}$ pin no control. The register can be written to after a Write Enable command, WEL = 1 (factory default).
0	1	0	Hardware Protected	When $\overline{\text{WP}}$ pin is low the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	When $\overline{\text{WP}}$ pin is high the Status register is unlocked and can be written to after a Write Enable command, WEL = 1.
1	0	X	Power Supply Lock-Down	Status Register is protected and cannot be written to again until the next power-down, power-up cycle. ^[1]
1	1	X	One Time Program ^[2]	Status Register is permanently protected and cannot be written to.

1. When SRP1, SRP0 = (1,0), a power-down, power-up cycle changes SRP1, SRP0 to the (0,0) state.

2. OTP is available upon request. Contact Renesas Electronics for details.

Table 7. Dummy Configuration Matrix

Command	DC bit	No. of Dummy Cycles ^[1]	Frequency (MHz) 2.7V to 2.9V	Frequency (MHz) 3.0V to 3.6V
BBh	0	4	104	104
	1	8	133	133
EBh	0	6	104	104
	1	8	104	133
0Dh	0	6	84	84
	1	10	84	84
BDh	0	6	84	84
	1	10	84	84
EDh	0	8	84	84
	1	10	84	84

1. The number of dummy cycles includes M7-0.

Table 8. DRV1, DRV0

DRV1, DRV0	Drive Strength
00	100%
01 (Default)	75%
10	50%
11	25%

8. Memory Array Protection

Table 9 and Table 10 provide details of the protected memory array region per each setting of the Block Protect bits (BP0-BP4) and the Complement Protect bit (CMP) in the status registers.

Table 9. Status Register Memory Protection (CMP = 0)

Status Register Bits					Memory Protection		
BP4	BP3	BP2	BP1	BP0	Addresses	Density	Portion
X	X	0	0	0	NONE	NONE	NONE
0	0	0	0	1	7E0000h - 7FFFFFFh	128 kB	Upper 1/64
0	0	0	1	0	7C0000h - 7FFFFFFh	256 kB	Upper 1/32
0	0	0	1	1	780000h - 7FFFFFFh	512 kB	Upper 1/16
0	0	1	0	0	700000h - 7FFFFFFh	1 MB	Upper 1/8
0	0	1	0	1	600000h - 7FFFFFFh	2 MB	Upper 1/4
0	0	1	1	0	400000h - 7FFFFFFh	4 MB	Upper 1/2
0	1	0	0	1	000000h - 01FFFFFFh	128 kB	Lower 1/64
0	1	0	1	0	000000h - 03FFFFFFh	256 kB	Lower 1/32
0	1	0	1	1	000000h - 07FFFFFFh	512 kB	Lower 1/16
0	1	1	0	0	000000h - 0FFFFFFh	1 MB	Lower 1/8
0	1	1	0	1	000000h - 1FFFFFFh	2 MB	Lower 1/4
0	1	1	1	0	000000h - 3FFFFFFh	4 MB	Lower 1/2
X	X	1	1	1	000000h - 7FFFFFFh	8 MB	ALL
1	0	0	0	1	7FF000h - 7FFFFFFh	4 kB	Upper 1/2048
1	0	0	1	0	7FE000h - 7FFFFFFh	8 kB	Upper 1/1024
1	0	0	1	1	7FC000h - 7FFFFFFh	16 kB	Upper 1/512
1	0	1	0	X	7F8000h - 7FFFFFFh	32 kB	Upper 1/256
1	0	1	1	0	7F8000h - 7FFFFFFh	32 kB	Upper 1/256
1	1	0	0	1	000000h - 000FFFh	4 kB	Lower 1/2048
1	1	0	1	0	000000h - 001FFFh	8 kB	Lower 1/1024
1	1	0	1	1	000000h - 003FFFh	16 kB	Lower 1/512
1	1	1	0	X	000000h - 007FFFh	32 kB	Lower 1/256
1	1	1	1	0	000000h - 007FFFh	32 kB	Lower 1/256

1. X = Don't care.

Table 10. Status Register Memory Protection (CMP = 1)

Status Register Bits					Memory Protection		
SEC	TB	BP2	BP1	BP0	Addresses	Density	Portion
X	X	0	0	0	000000h - 7FFFFFFh	8 MB	ALL
0	0	0	0	1	000000h - 7DFFFFh	8,064 kB	Lower 63/64
0	0	0	1	0	000000h - 7BFFFFh	7,936 kB	Lower 31/32
0	0	0	1	1	000000h - 77FFFFh	7,680 kB	Lower 15/16
0	0	1	0	0	000000h - 6FFFFFFh	7,168 kB	Lower 7/8
0	0	1	0	1	000000h - 5FFFFFFh	6 MB	Lower 3/4
0	0	1	1	0	000000h - 3FFFFFFh	4 MB	Lower 1/2
0	1	0	0	1	020000h - 7FFFFFFh	8,064 kB	Upper 63/64
0	1	0	1	0	040000h - 7FFFFFFh	7,936 kB	Upper 31/32
0	1	0	1	1	080000h - 7FFFFFFh	7,680 kB	Upper 15/16
0	1	1	0	0	100000h - 7FFFFFFh	7,168 kB	Upper 7/8
0	1	1	0	1	200000h - 7FFFFFFh	6 MB	Upper 3/4
0	1	1	1	0	400000h - 7FFFFFFh	4 MB	Upper 1/2
X	X	1	1	1	NONE	NONE	NONE
1	0	0	0	1	000000h - 7FEFFFh	8,188 kB	Lower 2047/2048
1	0	0	1	0	000000h - 7FDFFFh	8,184 kB	Lower 1023/1024
1	0	0	1	1	000000h - 7FBFFFh	8,176 kB	Lower 511/512
1	0	1	0	X	000000h - 7F7FFFh	8,160 kB	Lower 255/256
1	0	1	1	0	000000h - 7F7FFFh	8,160 kB	Lower 255/256
1	1	0	0	1	001000h - 7FFFFFFh	8,188 kB	Upper 2047/2048
1	1	0	1	0	002000h - 7FFFFFFh	8,184 kB	Upper 1023/1024
1	1	0	1	1	004000h - 7FFFFFFh	8,176 kB	Upper 511/512
1	1	1	0	X	008000h - 7FFFFFFh	8,160 kB	Upper 255/256
1	1	1	1	0	008000h - 7FFFFFFh	8,160 kB	Upper 255/256

1. X = don't care.

9. Device Identification

Three legacy commands are supported to access device identification; these indicate the manufacturer, device type, and capacity (density). The returned data bytes provide the information, as shown in [Table 11](#) and [Table 12](#).

Table 11. Manufacturer and Device ID Information for the AT25SF0641C

Command	Opcode	Manufacturer ID	First Device ID Byte	Second Device ID Byte
Read Manufacturer and Device ID	9Fh	1Fh	88h	03h
Read ID (Legacy Command)	90h	1Fh	88h	-
Read ID (Quad I/O)	94h	1Fh	88h	-
Resume from Deep Power-Down and Read Device ID	ABh	-	88h	-

Table 12. Manufacturer and Device ID Information for the AT25QF0641C

Command	Opcode	Manufacturer ID	First Device ID Byte	Second Device ID Byte
Read Manufacturer and Device ID	9Fh	1Fh	88h	83h
Read ID (Legacy Command)	90h	1Fh	88h	-
Read ID (Quad I/O)	94h	1Fh	88h	-
Resume from Deep Power-Down and Read Device ID	ABh	-	88h	-

10. Commands

All commands, addresses, and data are shifted in and out of the device with the most significant bit on the first rising edge of SCK after $\overline{CS}$ is driven low. Then, the one-byte command code must be shifted into the device, most significant bit first on SI, each bit being latched on the rising edges of SCK.

Every command sequence starts with a one-byte command code. Depending on the command, this can be followed by address bytes, data bytes, or both, or none. $\overline{CS}$ must be driven high after the last bit of the command sequence has been shifted in. For the Read, Fast Read, Read Status Register, Release from Deep Power Down, and Read Device ID commands, the shifted-in command sequence is followed by a data out sequence. $\overline{CS}$ can be driven high after any bit of the data-out sequence is being shifted out.

For the Page Program, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable, or Deep Power-Down command, $\overline{CS}$ must be driven high exactly at a byte boundary; otherwise, the command is not executed. That is, $\overline{CS}$ must drive high when the number of clock pulses after $\overline{CS}$ being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing happens, and WEL is not reset.

10.1 Command Set Tables

Table 13. Command Set Table 1 (Standard/Dual/Quad SPI Commands) [1]

Command	Byte 1	Byte 2	Byte3	Byte4	Byte 5	Byte 6
Write Enable	06h	-	-	-	-	-
Volatile SR Write Enable	50h	-	-	-	-	-
Write Disable	04h	-	-	-	-	-
Read Status Register 1	05h	(SR1 Bit 7–0) [2]	-	-	-	-
Write Status Register 1	01h	(SR1 Bit 7–0) [4]	-	-	-	-
Read Status Register 2	35h	(SR2 Bit 7–0) [2]	-	-	-	-
Write Status Register 2	31h	(SR2 Bit 7–0)	-	-	-	-
Read Status Register 3	15h	(SR3 Bit 7–0) [2]	-	-	-	-
Write Status Register 3	11h	(SR3 Bit 7–0)	-	-	-	-
Chip Erase	C7h / 60h	-	-	-	-	-
Erase/Program Suspend	75h	-	-	-	-	-
Erase/Program Resume	7Ah	-	-	-	-	-
Power-Down	B9h	-	-	-	-	-
Release Power-Down / ID	ABh	Dummy	Dummy	Dummy	(ID7–ID0) [2]	
Manufacturer / Device ID	90h	Dummy	Dummy	00h	(MF7–MF0)	(ID7–ID0) [2]
JEDEC ID	9Fh	(MF7–MF0)	(ID15–ID8)	(ID7–ID0) [2]	-	-
Enter QPI Mode	38h	-	-	-	-	-
Enable Reset	66h	-	-	-	-	-
Reset Device	99h	-	-	-	-	-

Read Serial Flash Discoverable Parameter	5Ah	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)	Next bytes
--	-----	---------	--------	-------	-------	---------	------------

Command	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6 – Byte 21
Read Unique ID	4Bh	Dummy	Dummy	Dummy	Dummy	(UID127–UID0)

Table 14. Command Set Table 2 (Standard/Dual/Quad SPI Commands) [1]

Command	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Page Program	02h	A23–A16	A15–A8	A7–A0	D7–D0 [3]	Next bytes			
Quad Page Program	32h	A23–A16	A15–A8	A7–A0	D7–D0 [3,9]	Next bytes			
Block Erase (4kB)	20h	A23–A16	A15–A8	A7–A0	-	-	-	-	-
Block Erase (32kB)	52h	A23–A16	A15–A8	A7–A0	-	-	-	-	-
Block Erase (64kB)	D8h	A23–A16	A15–A8	A7–A0	-	-	-	-	-
Read Data	03h	A23–A16	A15–A8	A7–A0	(D7–D0)	(D7–D0)	Next bytes		
Fast Read	0Bh	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)	Next bytes		
Fast Read Dual Output	3Bh	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)[7]	Next bytes		
Fast Read Quad Output	6Bh	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)[9]	Next bytes		
Erase Security Register [5]	44h	A23–A16	A15–A8	A7–A0	-	-	-	-	-
Program Security Register [5]	42h	A23–A16	A15–A8	A7–A0	D7–D0 [3]	Next bytes			
Read Security Register [5]	48h	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)	Next bytes		
Fast Read Dual I/O	BBh	A23–A16 [6]	A15–A8 [6]	A7–A0 [6]	M7–M0 [6]	(D7–D0)[7]	-	-	-
Mftr./Device ID Dual I/O	92h	A23–A16 [6]	A15–A8 [6]	A7–A0 [6]	M7–M0 [6]	(M7–M0)	(D7–D0)[7]	-	-
Set Burst With Wrap	77h	Dummy	Dummy	Dummy	W8–W0	-	-	-	-
Fast Read Quad I/O [10]	EBh	A23–A16 [8]	A15–A8 [3]	A7–A0 [8]	M7–M0 [8]	Dummy	Dummy	(D7–D0)[9]	Next byte
Word Read Quad I/O [11, 12]	E7h	A23–A16 [8]	A15–A8 [3]	A7–A0 [8]	M7–M0 [8]	Dummy	(D7–D0)[9]	Next bytes	
Mftr./Device ID Quad I/O	94h	A23–A16 [8]	A15–A8 [3]	A7–A0 [8]	M7–M0 [8]	Dummy	Dummy	(M7–M0)[9]	(ID7–ID0)[9]

Table 15. Command Set Table 3 (QPI Commands)

Command	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Write Enable	06h	-	-	-	-	-
Volatile SR Write Enable	50h	-	-	-	-	-
Write Disable	04h	-	-	-	-	-
Read Status Register 1	05h	(SR1 Bit 7–0) [2]	-	-	-	-
Write Status Register 1 [4]	01h	(SR1 Bit 7–0) [2]	-	-	-	-
Read Status Register 2	35h	(SR2 Bit 7–0) [2]	-	-	-	-
Write Status Register 2	31h	(SR2 Bit 7–0) [2]	-	-	-	-
Read Status Register 3	15h	(SR3 Bit 7–0) [2]	-	-	-	-
Write Status Register 3	11h	(SR3 Bit 7–0) [2]	-	-	-	-
Chip Erase	C7h / 60h	-	-	-	-	-
Erase/Program Suspend	75h	-	-	-	-	-
Erase/Program Resume	7Ah	-	-	-	-	-
Power-Down	B9h	-	-	-	-	-
Set Read Parameters	C0h	P7–P0	-	-	-	-
Release Power-Down / ID	ABh	Dummy	Dummy	Dummy	(ID7–ID0) [2]	-
Manufacturer / Device ID	90h	Dummy	Dummy	00h	(MF7–MF0) [2]	(MF7–MF0) [2]
JEDEC ID	9Fh	(MF7–MF0) [2]	(ID15–ID8) [2]	(ID7–ID0) [2]	-	-
Exit QPI Mode	FFh	-	-	-	-	-
Enable Reset	66h	-	-	-	-	-
Reset Device	99h	-	-	-	-	-
Page Program	02h	A23–A16	A15–A8	A7–A0	D7–D0 [3,9]	Next bytes
Block Erase (4kB)	20h	A23–A16	A15–A8	A7–A0	-	-

Table 15. Command Set Table 3 (QPI Commands) (Cont.)

Command	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Block Erase (32kB)	52h	A23–A16	A15–A8	A7–A0	-	-
Block Erase (64kB)	D8h	A23–A16	A15–A8	A7–A0	-	-
Fast Read	0Bh	A23–A16	A15–A8	A7–A0	Dummy ^[15]	(D7–D0)
Burst Read With Wrap ^[16]	0Ch	A23–A16	A15–A8	A7–A0	Dummy ^[15]	(D7–D0)
Fast Read Quad I/O	EBh	A23–A16	A15–A8	A7–A0	M7–M0 ^[15]	(D7–D0)
Read Serial Flash Discoverable Parameter	5Ah	A23–A16	A15–A8	A7–A0	Dummy	(D7–D0)
Read Security Registers ^[5]	48h	A23–A16 ^[8]	A15–A8 ^[8]	A7–A0 ^[8]	Dummy	D7–D0
Erase Security Registers	44h	A31–A24	A23–A16 ^[8]	A15–A8 ^[8]	A7–A0 ^[8]	-
Program Security Registers	42h	A23–A16 ^[8]	A15–A8 ^[8]	A7–A0 ^[8]	D7–D0	Next byte
Read Serial Flash Discoverable Parameter	5Ah	A23–A16	A15–A8	A7–A0	Dummy	D7–D0

Table 16. Instruction Set Table-DTR (SPI Instructions)

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 6
DTR Fast Read	0Eh	A23-A16	A15-A8	A7-A0	Dummy	D7-D0	-
DTR Fast Read Dual I/O	BDh	A23-A16	A15-A8	A7-A0	Dummy	Dummy	(D7-D0)
DTR Fast Read Quad I/O	EDh	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	(D7-D0)

Table 17. Instruction Set Table-DTR (QPI Instructions)

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 6
DTR Fast Read	0Eh	A23-A16	A15-A8	A7-A0	Dummy	D7-D0	-
DTR Fast Read Dual I/O	BDh	A23-A16	A15-A8	A7-A0	Dummy	D7-D0	-
DTR Fast Read Quad I/O	EDh	A23-A16	A15-A8	A7-A0	M7-M0	Dummy	(D7-D0)

1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis “()” indicate data output from the device on 1, 2, or 4 IO pins.
2. The Status Register contents and Device ID repeats continuously until $\overline{CS}$ terminates the command.
3. At least one byte of data input is required for Page Program, Quad Page Program, and Program Security Register, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing wraps to the beginning of the page and overwrites previously sent data.
4. Write Status Register 1 (01h) also can be used to program Status Registers 1 and 2; see the previous tables.
5. Security Register address:

Security Register 1	A23-16 = 00h	A15-8 = 10h	A7-0 = byte address
Security Register 2	A23-16 = 00h	A15-8 = 20h	A7-0 = byte address
Security Register 3	A23-16 = 00h	A15-8 = 30h	A7-0 = byte address
6. Dual SPI address input format:

IO_0	= A22, A20, A18, A16, A14, A12, A10, A8, A6, A4, A2, A0, M6, M4, M2, M0
IO_1	= A23, A21, A19, A17, A15, A13, A11, A9, A7, A5, A3, A1, M7, M5, M3, M1
7. Dual SPI data output format:

IO_0	= (D6, D4, D2, D0)
IO_1	= (D7, D5, D3, D1)
8. Quad SPI address input format:

IO_0	= A20, A16, A12, A8, A4, A0, M4, M0
IO_1	= A21, A17, A13, A9, A5, A1, M5, M1
IO_2	= A22, A18, A14, A10, A6, A2, M6, M2
IO_3	= A23, A19, A15, A11, A7, A3, M7, M3

9. Quad SPI data input/output:

IO₀ = (D4, D0...)IO₁ = (D5, D1...)IO₂ = (D6, D2...)IO₃ = (D7, D3...)

10. Fast Read Quad I/O data output format:

IO₀ = (x, x, x, x, D4, D0, D4, D0)IO₁ = (x, x, x, x, D5, D1, D5, D1)IO₂ = (x, x, x, x, D6, D2, D6, D2)IO₃ = (x, x, x, x, D7, D3, D7, D3)

11. Word Read Quad I/O data output format:

IO₀ = (x, x, D4, D0, D4, D0, D4, D0)IO₁ = (x, x, D5, D1, D5, D1, D5, D1)IO₂ = (x, x, D6, D2, D6, D2, D6, D2)IO₃ = (x, x, D7, D3, D3, D7, D3)

12. For Word Read Quad I/O, the lowest address bit must be 0. (A0 = 0)

13. For Octal Word Read Quad I/O, the lowest four address bits must be 0. (A3, A2, A1, A0 = 0)

14. QPI command, address, data input/output format:

SCK# 0,1 2,3 4,5 6,7 8,9 10,11

IO₀ = C4,C0 A20,A16 A12,A8 A4,A0 D4,D0 D4,D0IO₁ = C5,C1 A21,A17 A13,A9 A5,A1 D5,D1 D5,D1IO₂ = C6,C2 A22,A18 A14,A10 A6,A2 D6,D2 D6,D2IO₃ = C7,C3 A23,A19 A15,A11 A7,A3 D7,D3 D7,D3

15. The number of dummy clocks for QPI Fast Read, QPI Fast Read Quad I/O, and QPI Burst Read with Wrap is controlled by the read parameter P7-P4.

16. The wrap around length for QPI Burst Read with Wrap is controlled by read parameter P3-P0.

Table 18. Commands that must send Write Enable/Write Enable for the Volatile Status Register Command

Command		Write
Write Status Register	01h / 31h / 11h	06h / 50h
Erase Security Register	44h	06h
Program Security Register	42h	06h
Page Program	02h	06h
Quad Page Program	32h	06h
4kB Block Erase	20h	06h
32kB Block Erase	52h	06h
64kB Block Erase	D8h	06h
Chip Erase	60h / C7h	06h

10.2 Write Enable (06h)

Write Enable command is for setting the Write Enable Latch (WEL) bit in the Status Register. The WEL bit must be set before every Program, Erase and Write Status Register command. To enter the Write Enable command, $\overline{\text{CS}}$ goes low before the command (06h) being driven onto the SI pin on the rising edge of SCK, and then driving $\overline{\text{CS}}$ high.

Note that the Write Enable command sent is not accepted when the Write Enable for Volatile Status Register command is valid. Thus, if it is not known if the Write Enable for Volatile Status Register command is valid, send the Write Disable command before sending the Write Enable command.




Figure 9. Write Enable Command for SPI Mode (left) and QPI Mode (right)

10.3 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits (DC, HOLD/RST, DRV1, DRV0, CMP, QE, SRP1, SRP0, BP4, BP3, BP2, BP1, BP0). This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command does not set the Write Enable Latch bit, it is only valid for the Write Status Registers command to change the volatile Status Register bit values. (After the software/hardware reset or power-down/up, the volatile Status Register bit values are restored to the default value or the value input by the Write Enable command.)

Note that the Write Enable command sent is not accepted when the Write Enable for Volatile Status Register command is valid. Thus, if it is not known if the Write Enable for Volatile Status Register command is valid, send the Write Disable command before sending the Write Enable command.




Figure 10. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right)

10.4 Write Disable (04h)

The Write Disable command resets the Write Enable Latch (WEL) bit in the Status Register or invalidate the Write Enable for Volatile Status Register command. To enter the Write Disable command, $\overline{CS}$ goes low before the command 04h being driven onto the SI pin on the rising edge of SCK, and then driving $\overline{CS}$ high. The WEL bit is reset by the following condition: power-up and upon completion of the Write Status Register, Page Program, Block Erase and Chip Erase, Program/Erase Security Registers, and Reset commands.




Figure 11. Write Disable Command for SPI Mode (left) and QPI Mode (right)

10.5 Read Status Register (05h or 35h or 15h)

The Read Status Register commands 05h, 35h, 15h are used to read Status Registers 1, 2, and 3, respectively. The Read Status Register can be read at any time (even in program/erase/write Status Register and Write Security Register condition). It is recommended to check the RDY/BSY bit before sending a new command. Also, it is possible to read the Status Register continuously. For 05h, the SO outputs bits of Status Register 1; for 35h, the SO outputs Status Register 2; for 15h, the SO outputs Status Register 3.




Figure 12. Read Status Register Command (SPI Mode)




Figure 13. Read Status Register Command (QPI Mode)

10.6 Write Status Register (01h or 31h or 11h)

The Write Status Register command allows the Status Registers to be written. Status Register-1 can be written by the Write Status Register 01h command; Status Register-2 can be written by the Write Status Register 01h or 31h command; Status Register-3 can be written by the Write Status Register 11h command. When the Write Status Register command 01h is followed by one byte of data, the data is written to Status Register-1. When the Write Status Register command 01h is followed by two bytes of data, the first byte data is written to Status Register-1, and the second byte data is written to Status Register-2. Write Status Register command 31h or 11h can only be followed by one byte of data; the data is written to Status Register-2 or Status Register-3, respectively. The writable Status Register bits include: SRP0, BP[4:0] in Status Register-1; CMP, LB[3:1], QE, SRP1 in Status Register-2; DRV1, DRV0, HLD/RST, DC in Status Register-3. All other Status Register bit locations are read-only and are not affected by the Write Status Register command. LB[3:1] are non-volatile OTP bits; once set to 1, they cannot be cleared to 0.

The Write Status Register command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable or Write Enable For Volatile SR command must previously have been executed. After the Write Enable command has been decoded and executed, the device sets the Write Enable Latch (WEL) bit.

The Write Status Register command has no effect on SUS1, SUS2, WEL, and RDY/BSY bits of the Status Register. $\overline{CS}$ must be driven high after the 8 or 16 bit of the data byte have been latched in. If not, the Write Status Register command is not executed. As soon as $\overline{CS}$ is driven high, the self-timed Write Status Register cycle (whose duration is t_{WV}) is initiated. While the Write Status Register cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Write Status Register cycle; it is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register command lets the user change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area. The Write Status Register command also lets the user set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the $\overline{WP}$ signal. The Status Register Protect (SRP1 and SRP0) bits and $\overline{WP}$ signal allow the device to be put in the Hardware Protected Mode. The Write Status Register command is not executed once the Hardware Protected Mode is entered.

The sequence of issuing a Write Status Register command is: $\overline{CS}$ goes low → send Write Status Register command code → Status Register data on SI → $\overline{CS}$ goes high.

The $\overline{CS}$ must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the command is not executed. The self-timed Write Status Register cycle time (t_{WV}) is initiated as soon as $\overline{CS}$ goes high. The Ready/Busy (RDY/BSY) bit still can be checked while the Write Status Register cycle is in progress. The RDY/BSY is set 1 during the t_{WV} timing; it is set 0 when the Write Status Register cycle is completed and the Write Enable Latch (WEL) bit is reset.




Figure 14. Write Status Register Command (SPI Mode)




Figure 15. Write Status Register Sequence Diagram - 01h 2-byte (QPI Mode)




Figure 16. Write Status Register Diagram - 01h/31h/11h 1-byte (SPI Mode)




Figure 17. Write Status Register Diagram - 01h/31h/11h 1-byte (QPI Mode)

10.7 Enable QPI (38h)

The AT25SF0641C / AT25QF0641C supports both the Standard/Dual/Quad Serial Peripheral interface (SPI) and Quad Peripheral Interface (QPI). However, SPI mode and QPI mode cannot be used at the same time. The Enable QPI command is used to switch the device from SPI mode to QPI mode.

To switch the device to QPI mode, the Quad Enable (QE) bit in Status Register 2 must be set, followed by an Enable QPI command. If the Quad Enable (QE) bit is 0, the Enable QPI command is ignored and the device remains in SPI mode.

After power-up, the default state of the device is SPI mode. See Table 13 and Table 14 for all the commands supported in SPI mode; see the command Set Table 15 for all the commands supported in QPI mode.

When the device is switched from SPI mode to QPI mode, the existing Write Enable and Program/Erase Suspend status, and the Wrap Length setting remains unchanged.




Figure 18. Enable QPI Command (SPI Mode only)

10.8 Disable QPI (FFh)

By issuing a Disable QPI (FFh) command, the device is reset to SPI mode. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch (WEL) and Program/Erase Suspend status, and the Wrap Length settings remains unchanged.




Figure 19. Disable QPI Command for QPI Mode

10.9 Enable Reset (66h) and Reset (99h)

For eight-pin packages, the AT25SF0641C / AT25QF0641C provide a software Reset command (99h) instead of a dedicated RESET pin.

Once the Reset command is accepted, any on-going internal operations are terminated and the device returns to its default power-on state and loses all current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Continuous Read Mode bit setting, Read parameter setting and Wrap bit setting.

The Enable Reset (66h) and Reset (99h) commands can be issued in either SPI mode or QPI mode. To avoid accidental reset, both commands must be issued in sequence. The execution of any command other than Reset (99h) after the Reset Enable (66h) command is executed disables the reset enable state. A new sequence of Enable Reset (66h) and Reset (99h) would then be required to reset the device. Once the Reset command is accepted by the device, it takes approximately t_{RST} to reset. During this period, no command is accepted.

Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by device. It is recommended to check the RDY/BSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 20. Enable Reset and Reset Command (SPI Mode)




Figure 21. Enable Reset and Reset Command (QPI Mode)

10.10 Read Data (03h)

The Read Data command is used to read data out from the device. The command is initiated by driving the $\overline{\text{CS}}$ pin low and then sending the command code 03h, followed by a 24-bit address (A23- A0), onto the SI pin. After the address is received, the data byte of the addressed memory location is shifted out on the SO pin at the falling edge of SCK with the most significant bit (MSB) first. The address is automatically incremented to the next higher address and the next byte of data is shifted out, allowing for a continuous stream of data. This means that the entire memory can be accessed with a single command as long as the clock continues.

The command is completed by driving $\overline{\text{CS}}$ high. The Read Data command sequence is shown in Figure 22. If a Read Data command is issued while an Erase, Program, or Write Status Register cycle is in process ($\text{RDY/BSY} = 1$) the command is ignored and does not effect the current cycle. The Read Data command allows clock rates from D.C to a maximum of f_R (see Section 12.7, AC Electrical Characteristics).




Figure 22. Read Data Command

10.11 Fast Read (0Bh)

The Fast Read command is a high speed reading mode that can operate at the highest possible frequency of F_{C2} . The address is latched on the rising edge of the SCK. After the 24-bit address, eight dummy clocks are shifted in (Figure 23). The dummy clocks allow the internal circuits the time required to set up the initial address. During the dummy clocks, the data value on the SO pin is a “don’t care”. Data of each bit shifts out on the falling edge of SCK.




Figure 23. Fast Read Command (SPI Mode)

10.11.1 Fast Read in QPI Mode

When QPI mode is enabled, the number of dummy clock is configured by the Set Read Parameters (C0h) command to accommodate a wide range applications with different needs for either maximum Fast Read frequency or minimum data access latency. The number of dummy clock cycles can be configured as either 4, 6 or 8 by setting bits P[5:4] in the 8-bit parameter of the Set Read Parameters (C0h) command, as shown in Table 21. The default number of dummy clocks upon power up or after a Reset command is 4. See Figure 24.




Figure 24. Fast Read Command (QPI Mode)

10.12 DTR Fast Read 0Dh

The DTR Fast Read instruction is similar to the Fast Read instruction except that the 24/32-bit address input and the data output requires DTR (Double Transfer Rate) operation. This is accomplished by adding six "dummy" clocks after the 24-bit address as shown in Figure 25. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the SO pin is a "don't care".




Figure 25. DTR Fast Read (SPI Mode)




Figure 26. DTR Fast Read (QPI Mode)

10.13 Fast Read Dual Output (3Bh)

By using two pins (IO₀ and IO₁, instead of just IO₀), the Fast Read Dual Output command allows data to be transferred from the AT25SF0641C / AT25QF0641C at twice the rate of standard SPI devices. The Fast Read Dual Output command is ideal for quickly downloading code from Flash to RAM upon power-up or for application that cache code-segments to RAM for execution.

The Fast Read Dual Output command can operate at the highest possible frequency of F_{C2} . After the 24-bit address, eight dummy clocks are driven on the SI pin, as shown in [Figure 27](#). The dummy clocks allow the internal circuits the time required for setting up the initial address. During the dummy clocks, the data value on the SO pin is a “don’t care”. However, ensure the IO₀ pin is high-impedance before the falling edge of the first data out clock.




Figure 27. Fast Read Dual Output command (SPI Mode)

10.14 Fast Read Quad Output (6Bh)

By using four pins (IO_0 , IO_1 , IO_2 , and IO_3), the Fast Read Quad Output command allows data to be transferred from the AT25SF0641C / AT25QF0641C at four times the rate of standard SPI devices. Before executing the 6Bh command, the Quad Enable (QE) bit of Status Register 2 must be set.

The Fast Read Quad Output command can operate at the highest possible frequency of F_{C3} . This is done by adding eight dummy clocks after the 24-bit address, as shown in Figure 28. The dummy clocks allow the internal circuits the time required to set up the initial address. During the dummy clocks, the data value on the IO_0 pin is a “don’t care”. However, ensure the IO_0 pin is high-impedance before the falling edge of the first data out clock.




Figure 28. Fast Read Quad Output Command (SPI Mode)

10.15 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O command reduces cycle overhead by using two IO pins: IO₀ and IO₁ to transfer data.

10.15.1 Continuous Read Mode

The Fast Read Dual I/O command supports a continuous read mode using the Mode bits (M7-0), which are shifted into the device after address bits (A23-0). Bits M5-4 of the Mode bits control whether an opcode is required in a subsequent command. If M5-4 are 1,0 then subsequent Fast Read Dual I/O command does not require an opcode, as shown in Figure 30. In this case the device enters continuous read mode and opcode BBh is implicitly used for the command. This reduces the command sequence by eight clocks and allows the address to be immediately entered after $\overline{CS}$ is asserted low.

If bits M5-4 of the Mode bits have any value other 1,0, the subsequent command requires an opcode as shown in Figure 29. In case the device is in continuous read mode, it will exit this mode and resume normal operation. At this point any command can be sent to the device.

Note: All Mode bits other than M5-4 are don't care ("X"). However, ensure the I/O pins are high-impedance before the falling edge of the first data out clock.




Figure 29. Fast Read Dual I/O Command (first time or after previous command has Mode bits M5-4 not equal to 1,0)




Figure 30. Fast Read Dual I/O Sequence Diagram (previous M5-4 = 1,0) SPI Mode Only

10.16 DTR Fast Read Dual I/O (BDh)

The DTR Fast Read Dual I/O (BDh) instruction allows for improved random access while maintaining two IO pins, IO₀ and IO₁. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock.

10.16.1 DTR Fast Read Dual I/O with “Continuous Read Mode”

The DTR Fast Read Dual I/O instruction can further reduce instruction overhead through setting the “Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 31. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after $\overline{CS}$ is raised and then lowered) does not require the BDh instruction code, as shown in Figure 32. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after $\overline{CS}$ is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next instruction (after $\overline{CS}$ is raised and then lowered) requires the first byte instruction code, thus returning to normal operation.




Figure 31. DTR Fast Read Dual I/O (SPI Mode only; Initial instruction or previous M5-4 = 10)




Figure 32. DTR Fast Read Dual I/O (SPI Mode only; Previous instruction set M5-4 = 10)

10.17 Fast Read Quad I/O (EBh)

The Quad I/O Fast Read command has the capability to input the 3-byte address (A23-0) and output the data through the IO₀, IO₁, IO₂, and IO₃ signals, at four bits per clock cycle. The Quad Enable bit (QE) of the Status Register must be set to enable the Quad I/O Fast read command.

10.17.1 Continuous Read Mode

The Fast Read Quad I/O command supports a continuous read mode using the Mode bits (M7-0), which are shifted into the device after address bits (A23-0). Bits M5-4 of the Mode bits control whether an opcode is required in a subsequent command. If M5-4 are 1,0 then subsequent Fast Read Quad I/O command does not require an opcode, as shown in Figure 34. In this case the device enters continuous read mode and opcode EBh is implicitly used for the command. This reduces the command sequence by eight clocks and allows the address to be immediately entered after $\overline{\text{CS}}$ is asserted low.

If bits M5-4 of the Mode bits have any value other than 1,0, the subsequent command requires an opcode as shown in Figure 33. In case the device is in continuous read mode, it will exit this mode and resume normal operation. At this point any command can be sent to the device.

Note: All Mode bits other than M5-4 are don't care ("X"). However, ensure the I/O pins are high-impedance before the falling edge of the first data out clock.




Figure 33. Fast Read Quad I/O Command (first time or after previous command has mode bits M5-4 not equal to 1,0; SPI Mode)




Figure 34. Fast Read Quad I/O Command (initial command or previous M5-4 = 1,0; SPI mode)

10.17.2 Quad I/O Fast Read with 8/16/32/64-Byte Wrap Around

The Quad I/O Fast Read command also can be used to access a specific portion within a page by issuing a Set Burst with Wrap (77h) command before EBh. The Set Burst with Wrap (77h) command can either enable or disable the Wrap Around feature for the following EBh commands. When Wrap Around is enabled, the data accessed can be limited to either an 8-, 16-, 32-, or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the command. Once it reaches the ending boundary of the 8/16/32/64-byte section, the output wraps around to the beginning boundary automatically until $\overline{CS}$ is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. (See [Section 10.20, Set Burst with Wrap \(77h\)](#).)

The Set Burst with Wrap command allows three Wrap Bits, W6-4, to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap around section within a page.

10.17.3 Fast Read Quad I/O in QPI Mode

When QPI mode is enabled, the number of dummy clocks is configured by the Set Read Parameters (C0h) command to accommodate a wide range applications with different needs for either maximum fast read frequency or minimum data access latency. The number of dummy clock cycles can be configured as either 4, 6, or 8 by setting bits P[5:4] in the 8-bit parameter of the Set Read Parameters (C0h) command, as shown in [Table 21](#). The default number of dummy clocks upon power up or after a Reset (99h) command is four.

The Continuous Read Mode feature is also available in QPI mode for Fast Read Quad I/O command. In QPI mode, the Continuous Read Mode bits M7-M0 are also considered as dummy clocks.

The Wrap Around feature is not available in QPI mode for Fast Read Quad I/O command. To perform a read operation with fixed data length wrap around in QPI mode, a Burst Read with Wrap (0Ch) command must be used. See [Section 10.22, Burst Read with Wrap \(0Ch\)](#).




Figure 35. Fast Read Quad I/O Command (first time or after previous command has mode bits M5-4 not equal to 1,0; QPI mode)




Figure 36. Fast Read Quad I/O Command (Initial command or previous M5-4 = 1,0; QPI mode)

10.18 DTR Fast Read Quad I/O (EDh)

The DTR Fast Read Quad I/O (EDh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy clocks are required in SPI mode prior to the data output, as shown in Figure 38. The Quad Enable bit (QE) of Status Register must be set to enable.

10.18.1 Continuous Read Mode

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the “Continuous Read Mode” bits (M7-0) after the input Address bits (A23 -0). The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the EDh instruction code. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation.




Figure 37. DTR Fast Read Quad I/O (SPI Mode; Initial instruction or previous M5-4 ≠ 1,0)




Figure 38. DTR Fast Read Quad I/O (SPI Mode; Initial instruction or previous M5-4 = 1,0)

10.18.2 DTR Fast Read Quad I/O with “8/16/32/64-Byte Wrap Around” in Standard SPI mode

The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a “Set Burst with Wrap” (77h) instruction prior to EDh. The “Set Burst with Wrap” (77h) instruction can either enable or disable the “Wrap Around” feature for the following EDh instructions. When “Wrap Around” is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the instruction.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read instructions.

The “Set Burst with Wrap” instruction allows three “Wrap Bits”, W6-4 to be set. The W4 bit is used to enable or disable the “Wrap Around” operation while W6-5 are used to specify the length of the wrap around section within a page.

10.18.3 DTR Fast Read Quad I/O (EDh) in QPI Mode

The DTR Fast Read Quad I/O instruction is also supported in QPI mode, as shown in Figure 40. In QPI mode, the “Continuous Read Mode” can further reduce instruction overhead through setting the “Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0). Please refer to the description on previous pages. If the “Continuous Read Mode” bits (M5-4) = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the EDH instruction code, The instruction sequence is shown in the followed Figure. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next instruction requires the first EDH instruction code, thus returning to normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M5-4) before issuing normal instruction.




Figure 39. DTR Fast Read Quad I/O (QPI Mode; Initial instruction or previous M5-4 ≠ 1,0)




Figure 40. DTR Fast Read Quad I/O (QPI Mode; Initial instruction or previous M5-4 = 1,0)

10.19 Word Read Quad I/O (E7h)

The Quad I/O significantly reduces command overhead, allowing faster random access for code execution (XiP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Word Read Quad I/O command. The lowest Address bit (A0) must equal 0 and only two dummy clocks are required before the data output.

10.19.1 Continuous Read Mode

The Word Read Quad I/O command can further reduce command overhead through setting the Continuous Read Mode bits (M7-0) after the input Address bits (A23-0), as shown in Figure 41. If the “Continuous Read Mode” bits M[7-4] = Ah, then the next Fast Read Quad I/O command (after $\overline{CS}$ is raised and then lowered) does not require the E7h command code, as shown in Figure 42. This reduces the command sequence by eight clocks and allows the Read address to be immediately entered after $\overline{CS}$ is asserted low. If the Continuous Read Mode bits M[5:4] do not equal to (1,0), the next command (after $\overline{CS}$ is raised and then lowered) requires the first E7h command code; thus, returning to normal operation.




Figure 41. Word Read Quad I/O Command (Initial command or previous set M5-4 ≠ 1,0; SPI Mode)




Figure 42. Word Read Quad I/O Command (Previous command set M5-4 = 1,0; SPI Mode)

10.19.2 8/16/32/64-Byte Wrap Around in SPI mode

The Word Read Quad I/O command can also be used to access a specific portion within a page by issuing a Set Burst with Wrap (77h) command before E7h. The Set Burst with Wrap command can either enable or disable the Wrap Around feature for the following E7h commands. When Wrap Around is enabled, the output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output wraps around to the beginning boundary automatically until $\overline{CS}$ is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing read commands.

The Set Burst with Wrap command allows three wrap bits, W6-4, to be set. The W4 bit is used to enable or disable the Wrap Around operation, while W6-5 is used to specify the length of the wrap around section within a page.

10.20 Set Burst with Wrap (77h)

The Set Burst with Wrap command is used in conjunction with the EBh, E7h commands to access a fixed 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence is: $\overline{CS}$ goes low → Send Set Burst with Wrap command → Send 24 Dummy bits → Send 8 wrap bits → $\overline{CS}$ goes high.

If W6-4 is set by a Set Burst with Wrap command, all the following EBh, E7h commands use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the Wrap Around function and return to normal read operation, another Set Burst with Wrap command must be issued to set W4=1. The default value of W4 at power on is 1.

Table 19. Encoding of W6 - W4 Wrap Bits

W6, W5	W4 = 0		W4 = 1(Default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0 0	Yes	8-byte	No	N/A
0 1	Yes	16-byte	No	N/A
1 0	Yes	32-byte	No	N/A
1 1	Yes	64-byte	No	N/A




Figure 43. Set Burst with Wrap Command Sequence, SPI Only

10.21 Set Read Parameters (C0h)

In QPI mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, the Set Read Parameters (C0h) command can be used to configure the number of dummy clocks for the Fast Read (0Bh), Fast Read Quad I/O (EBh), and Burst Read with Wrap (0Ch) commands, and to configure the number of bytes of wrap length for the Burst Read with Wrap (0Ch) command.

Table 20. Commands that Configure Number of Dummy Clocks

Mode	Command	
QPI	Fast Read	0Bh
	Fast Read Quad I/O	EBh
	Burst Read with Wrap	0Ch
	DTR Fast Read	0Dh
	DTR Fast Read Quad I/O	EDh
	DTR Burst Read With Wrap	0Eh
	Read Security Registers	48h
	Read Serial Flash Discoverable Parameter	5Ah

In Standard SPI mode, the Set Read Parameters (C0h) command is not accepted. The dummy clocks for various Fast Read commands in Standard/Dual/Quad SPI mode are fixed. The wrap length is set by the W5-W4 bits in the Set Burst with Wrap (77h) command. This setting remains unchanged when the device is switched from Standard SPI mode to QPI mode.

The default wrap length after a power-up or a Reset command is 8 bytes, and the default number of dummy clocks is 4. The number of dummy clocks is only programmable for 0BH, EBH, 0CH, 48H, and 5AH commands in the QPI mode. Whenever the device is switched from SPI mode to QPI mode, the number of dummy clocks must be set again, prior to any 0BH, EBH, 0CH, 48H, and 5AH commands.

Table 21. Encoding of the P[5:4] Bits

P5, P4	Dummy Clocks	Maximum Read Frequency
00	4	84 MHz
01	6	96 MHz
10	8	133 MHz
11	10	133 MHz

Table 22. Encoding of the P[1:0] Bits

P1, P0	Wrap Length
0 0	8-byte
0 1	16-byte
1 0	32-byte
1 1	64-byte

Table 23. Encoding of the P[5:4] Bits (DTR)

P5, P4	Dummy Clocks	Maximum Read Frequency
00	4	66 MHz
01	6	84 MHz

Table 23. Encoding of the P[5:4] Bits (DTR)

10	8	84 MHz
11	10	84 MHz

Table 24. Encoding of the P[1:0] Bits (DTR)

P1, P0	Wrap Length
0 0	8-byte
0 1	16-byte
1 0	32-byte
1 1	64-byte





Figure 44. Set Read Parameters Command (QPI Mode)

10.22 Burst Read with Wrap (0Ch)

The Burst Read with Wrap (0Ch) command provides an alternative way to perform the read operation with Wrap Around in QPI mode. The command is similar to the Fast Read (0Bh) command in QPI mode, except the addressing of the read operation wraps around to the beginning boundary of the wrap length once the ending boundary is reached.

The wrap length and number of dummy clocks can be configured by the Set Read Parameters (C0h) command.



* "Set Read Parameters" command (C0h) can set the number of dummy clocks

Figure 45. Burst Read with Wrap Command (QPI Mode)

10.23 DTR Burst Read With Wrap (0Eh)

The “DTR Burst Read with Wrap (0Eh)” instruction provides an alternative way to perform the read operation with “Wrap Around” in QPI mode. The instruction is similar to the “Fast Read (0Bh)” instruction in QPI mode, except the addressing of the read operation will “Wrap Around” to the beginning boundary of the “Wrap Length” once the ending boundary is reached.

The “Wrap Length” can be configured by the “Set Read Parameters (C0h)” instruction.




Figure 46. DTR Burst Read with Wrap Command (QPI Mode)

10.24 Read Manufacturer / Device ID (90h)

The Read Manufacturer/ Device ID command provides both the JEDEC assigned manufacturer ID and the specific device ID. It is an alternative to the Release from Power-Down/Device ID command. This command can be issued in both SPI mode and QPI mode.

The command is started by driving the CS pin low and shifting the opcode 90h, followed by a 24-bit address (A23-A0) of 000000h. If the 24-bit address is initially set to 000001h, the Device ID is read first.

Figure 47 shows the 90h command as executed in SPI mode. In this mode the command and address are driven on the SI pin.

Figure 48 shows the 90h command as executed in QPI mode. In this mode the command and address are driven on all four I/O pins.




Figure 47. Read Manufacturer/ Device ID Command (SPI Mode)




Figure 48. Read Manufacturer/ Device ID Command (QPI Mode)

10.25 Read Manufacturer / Device ID Dual I/O (92h)

The Read Manufacturer/ Device ID Dual I/O command provides both the JEDEC assigned manufacturer ID and the specific device ID. It is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC-assigned Manufacturer ID and the specific Device ID by Dual I/O.

The command is initiated by driving the $\overline{CS}$ pin low and shifting the command code 92h followed by a 24-bit address (A23-A0) of 000000h. The Manufacturer ID for Renesas Electronics (1Fh) and the Device ID (17h) are shifted out on the falling edge of SCK with most significant bit (MSB) first, as shown in Figure 49. If the 24-bit address is initially set to 000001h, the Device ID is read first and then followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving $\overline{CS}$ high.




Figure 49. Read Dual Manufacturer/ Device ID Dual I/O Command (SPI Mode)

10.26 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer/ Device ID Quad I/O command provides both the JEDEC assigned manufacturer ID and the specific device ID. It is an alternative to the Release from Power-Down/Device ID command that provides both the JEDEC-assigned Manufacturer ID and the specific Device ID by quad I/O. The Quad Enable bit (QE) of the Status Register must be set to enabled.

The command is initiated by driving the $\overline{\text{CS}}$ pin low and shifting the command code 94h followed by a 24-bit address (A23-A0) of 000000h and six dummy clocks. If the 24-bit address is initially set to 000001h, the Device ID is read first, followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving $\overline{\text{CS}}$ high.




Figure 50. Read Quad Manufacturer/ Device ID Quad I/O Command (SPI Mode)

10.27 JEDEC ID (9Fh)

The JEDEC ID command allows the 8-bit manufacturer ID to be read, followed by two bytes of device ID. The device ID indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The JEDEC ID command is not decoded while an Erase or Program cycle is in progress; it has no effect on the cycle that is in progress. Do not issue the JEDEC ID command while the device is in Deep Power-Down Mode.

As shown in Figure 51 and Figure 52, the device is first selected by driving $\overline{CS}$ low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device ID, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of SCK. The JEDEC ID command is terminated by driving $\overline{CS}$ high at any time during data output. When $\overline{CS}$ is driven high, the device is put in Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode, and execute commands.




Figure 51. Read JEDEC ID Command (SPI Mode)




Figure 52. Read JEDEC ID Command (QPI Mode)

10.28 Read Unique ID Number (4Bh)

The Read Unique ID Number command accesses a factory-set, read-only 128-bit number that is unique to each AT25SF0641C / AT25QF0641C device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID command is started by driving the $\overline{\text{CS}}$ pin low and shifting the command code 4Bh, followed by four or five bytes of dummy clocks in SPI mode.




Figure 53. Read Unique ID Sequence (SPI Mode only)

10.29 Deep Power-Down (B9h)

Executing the Deep Power-Down command is the best way to put the device in the lowest power consumption. The Deep Power-Down command reduces the standby current (from I_{CC1} to I_{CC2} as specified in [Section 12.7](#)). The command is entered by driving the $\overline{\text{CS}}$ pin low following execution of the B9h command. (See [Figure 54](#) and [Figure 55](#).)

The $\overline{\text{CS}}$ pin must go high exactly at the byte boundary (the latest eighth bit of command code been latched-in); otherwise, the Deep Power-Down command is not executed. After $\overline{\text{CS}}$ goes high, it requires a delay of t_{DP} and the Deep Power-Down mode is entered. While in the Deep Power-Down mode, the Release Deep Power-Down / Device ID command is used to restore the device to normal operation. All other commands are ignored, including the Read Status Register command, which is always available during normal operation. The device always powers-up in the normal operation with the standby current of I_{CC1} .




Figure 54. Deep Power-Down Command (SPI Mode)




Figure 55. Deep Power-Down Command (QPI Mode)

10.30 Release Deep Power-Down / Device ID (ABh)

The Release Deep Power-Down / Device ID command is a multi-purpose command. It can be used to release the device from the Deep Power-Down state or obtain the device identification (ID).

The command is issued by driving the $\overline{CS}$ pin low and driving a value of ABh onto the bus, then driving $\overline{CS}$ high, as shown in Figure 56 and Figure 57. The Release from Deep Power-Down command requires the time duration of t_{RES1} (see Section 12.7, AC Electrical Characteristics) before accepting other commands. The $\overline{CS}$ pin must keep high during the t_{RES1} time.

The Device ID can be read during SPI mode only. In other words, the Device ID feature is not available in QPI mode for the Release Deep Power-Down/Device ID command. To obtain the Device ID in SPI mode, the command is initiated by driving the $\overline{CS}$ pin low and sending the command code ABh followed by 3-dummy bytes. The Device ID bits are then shifted on the falling edge of SCK with most significant bit (MSB) first, as shown in Figure 58. After $\overline{CS}$ is driven high it must keep high for a time duration of t_{RES2} (see Section 12.7, AC Electrical Characteristics). The Device ID can be read continuously. The command is completed by driving $\overline{CS}$ high.

If the Release from Deep Power-Down /Device ID command is issued while an Erase, Program, or Write cycle is in process (when RDY/BSY equals 1), the command is ignored and does not have any effect on the current cycle.




Figure 56. Release Power-Down Command (SPI Mode)




Figure 57. Release Power-Down Command (QPI Mode)




Figure 58. Release Power-Down / Device ID Command (SPI Mode)




Figure 59. Release Power-Down / Device ID Command (QPI Mode)

10.31 Read Security Register (48h)

This command is followed by a 3-byte address (A23-A0) and a dummy byte. In QPI mode, the number of dummy cycles can be configured by the C0h command. Each bit is latched in during the rising edge of SCK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency F_{C1} , during the falling edge of SCK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (byte 3FFH), it resets to 000H. The command is completed by driving $\overline{CS}$ high.

Table 25. Security Register Structure

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Register 1	00h	0 0 0 1	0 0	Byte Address
Security Register 2	00h	0 0 1 0	0 0	Byte Address
Security Register 3	00h	0 0 1 1	0 0	Byte Address




Figure 60. Read Security Register, SPI Mode




Figure 61. Read Security Register, QPI Mode

10.32 Erase Security Register (44h)

The AT25SF0641C / AT25QF0641C provides three 1024-byte Security Registers that can be erased and programmed individually. These registers can be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to the Block Erase command. A Write Enable command must previously have been executed to set the Write Enable Latch bit.

The Erase Security Registers command sequence is: $\overline{CS}$ goes low, sending Erase Security Registers command; then, $\overline{CS}$ goes high. $\overline{CS}$ must be driven high after the eighth bit of the command code has been latched in; otherwise, the Erase Security Registers command is not executed. As soon as $\overline{CS}$ is driven high, the self-timed Erase Security Registers cycle (with a duration of t_{BE}) is initiated. While the Erase Security Registers cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Erase Security Registers cycle; it is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP protect the Security Registers. Once the LB bit is set to 1, the Security Registers are permanently locked; the Erase Security Registers command is ignored.

Table 26. Security Register Structure

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Register 1	00h	0 0 0 1	0 0	Byte Address
Security Register 2	00h	0 0 1 0	0 0	Byte Address
Security Register 3	00h	0 0 1 1	0 0	Byte Address




Figure 62. Erase Security Register SPI Mode




Figure 63. Erase Security Register QPI Mode

10.33 Program Security Register (42h)

The Program Security Registers command is similar to the Page Program command. It allows from one byte to 1024 bytes of Security Register data to be programmed by four times (one time program 256 bytes). A Write Enable command must previously have been executed to set the Write Enable Latch bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving $\overline{CS}$ low, followed by the command code 42h, a 3-byte address, and at least one data byte on SI. As soon as $\overline{CS}$ is driven high, the self-timed Program Security Registers cycle (with a duration of t_{PP}) is started. While the Program Security Registers cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Program Security Registers cycle; it is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset.

If the Security Registers Lock Bit (LB3/LB2/LB1) is set to 1, the Security Registers are permanently locked; the Program Security Registers command is ignored.

Table 27. Security Register Structure

Address	A23-A16	A15-A12	A11-A10	A9-A0
Security Register 1	00h	0 0 0 1	0 0	Byte Address
Security Register 2	00h	0 0 1 0	0 0	Byte Address
Security Register 3	00h	0 0 1 1	0 0	Byte Address




Figure 64. Program Security Register SPI Mode




Figure 65. Program Security Register QPI Mode

10.34 Read Serial Flash Discovery Parameter (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.

The Read SFDP command is initiated by driving the $\overline{CS}$ pin low and shifting the command code 5Ah, followed by a 24-bit address (A23-A0), into the SI pin, regardless of the 3-byte or 4-byte Address Mode. Eight dummy clocks are also required in SPI mode. In QPI mode, the number of dummy clocks can be configured by the Set Read Parameters (C0h) command.




Figure 66. Read SFDP Register Command SPI Mode




Figure 67. Read SFDP Register Command QPI Mode

10.35 Page Program (02h)

The Page Program command is for programming the memory. A Write Enable command must previously have been executed to set the Write Enable Latch bit before sending the Page Program command.

The Page Program command is entered by driving $\overline{CS}$ low, followed by the command code, 3-byte address, and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). $\overline{CS}$ must be driven low for the duration of the sequence. The Page Program command sequence is: $\overline{CS}$ goes low → send Page Program command → 3-byte address on SI → at least 1 byte data on SI → $\overline{CS}$ goes high.

If more than 256 bytes are sent to the device, previously latched data are discarded, and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. $\overline{CS}$ must be driven high after the eighth bit of the last data byte has been latched in; otherwise, the Page Program command is not executed.

As soon as $\overline{CS}$ is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset.

A Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are not executed.




Figure 68. Page Program Command (SPI Mode)




Figure 69. Page Program Command (QPI Mode)

10.36 Quad Page Program (32h)

The Quad Page Program command is for programming the memory using four pins: IO₀, IO₁, IO₂, and IO₃. To use Quad Page Program, the Quad enable in Status Register QE bit must be 1). A Write Enable command must previously have been executed to set the Write Enable Latch bit before sending the Page Program command. The Quad Page Program command is entered by driving $\overline{CS}$ Low, followed by the command code (32h), three address bytes, and at least one data byte on the I/O pins. The QE bit must be set to enable.

If more than 256 bytes are sent to the device, previously latched data are discarded, and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to the device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. $\overline{CS}$ must be driven high after the eighth bit of the last data byte has been latched in; otherwise, the Quad Page Program command is not executed.

As soon as $\overline{CS}$ is driven high, the self-timed Quad Page Program cycle (with a duration of t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Quad Page Program cycle; it is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 70. Quad Page Program Command (SPI mode)

10.37 4 kB Block Erase (20h)

The Block Erase command is for erasing the all data of the chosen block. A Write Enable command must previously have been executed to set the Write Enable Latch bit. The Block Erase command is entered by driving $\overline{CS}$ low, followed by the command code and 3-address bytes on SI. Any address inside the block is a valid address for the Block Erase command. $\overline{CS}$ must be driven low for the duration of the sequence.

The Block Erase command sequence is: $\overline{CS}$ goes low → sending Block Erase instruction → 3-byte address on SI → $\overline{CS}$ goes high. $\overline{CS}$ must be driven high after the eighth bit of the last address byte has been latched in; otherwise, the Block Erase command is not executed. As soon as $\overline{CS}$ is driven high, the self-timed Block Erase cycle (with a duration of t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Block Erase cycle; it is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. A Block Erase command applied to a block that is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 71. 4 kB Block Erase Command (SPI Mode)




Figure 72. 4 kB Block Erase Command (QPI Mode)

10.38 32 kB Block Erase (52h)

The 32kB Block Erase command is for erasing the all data of the chosen block. A Write Enable command must previously have been executed to set the Write Enable Latch bit. The 32kB Block Erase command is entered by driving $\overline{CS}$ low, followed by the command code and a 3-byte address on SI. Any address inside the block is a valid address for the 32kB Block Erase command. $\overline{CS}$ must be driven low for the duration of the sequence.

The 32kB Block Erase command sequence is: $\overline{CS}$ goes low → sending 32kB Block Erase instruction → 3-byte address on SI → $\overline{CS}$ goes high. $\overline{CS}$ must be driven high after the eighth bit of the last address byte has been latched in; otherwise, the 32kB Block Erase command is not executed. As soon as $\overline{CS}$ is driven high, the self-timed Block Erase cycle (with a duration of t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. A 32kB Block Erase command applied to a block that is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits is not executed.




Figure 73. 32 kB Block Erase Command (SPI Mode)




Figure 74. 32 kB Block Erase Command (QPI Mode)

10.39 64 kB Block Erase (D8h)

The 64kB Block Erase command is for erasing the all data of the chosen block. A Write Enable command must previously have been executed to set the Write Enable Latch bit. The 64kB Block Erase command is entered by driving $\overline{CS}$ low, followed by the command code and a 3-byte address on SI. Any address inside the block is a valid address for the 64kB Block Erase command. $\overline{CS}$ must be driven low for the entire duration of the sequence.

The 64kB Block Erase command sequence is: $\overline{CS}$ goes low, sending 64kB Block Erase command and a 3-byte address on SI; $\overline{CS}$ goes high. $\overline{CS}$ must be driven high after the eighth bit of the last address byte has been latched in; otherwise, the 64kB Block Erase command is not executed. As soon as $\overline{CS}$ is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register can be read to check the value of the Ready/Busy (RDY/BSY) bit. The Ready/Busy (RDY/BSY) bit is 1 during the self-timed Block Erase cycle; it is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. A 64kB Block Erase command applied to a block that is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table 6-Table 7) is not executed.




Figure 75. 64 kB Block Erase Command (SPI Mode)




Figure 76. 64 kB Block Erase Command (QPI Mode)

10.40 Chip Erase (C7h / 60h)

The Chip Erase command clears all bits in the device to FFh (all 1s). Before the Chip Erase Command, a Write Enable command must be issued. The command is initiated by driving the $\overline{\text{CS}}$ pin low and shifting the command code C7h or 60h. See [Figure 77](#).

The $\overline{\text{CS}}$ pin must go high after the eighth bit of the last byte has been latched in; otherwise, the Chip Erase command is not executed. After $\overline{\text{CS}}$ is driven high, the self-timed Chip Erase command commences for a duration of t_{CE} . See [Section 12.7, AC Electrical Characteristics](#).

While the Chip Erase cycle is in progress, the Read Status Register command can be accessed to check the status of the RDY/BSY bit.

The RDY/BSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other commands again. After the Chip Erase cycle has finished, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase command is executed only if all Block Protect (BP2, BP1, and BP0) bits are 0; it is ignored if one or more blocks are protected.




Figure 77. Chip Erase Command for SPI Mode (left) and QPI Mode (right)

10.41 Erase / Program Suspend (75h)

The Program/Erase Suspend command instructs the system to interrupt a Page Program or a Block Erase operation. (The time between the Program/Erase command and the Program/Erase Suspend command is t_{PS}/t_{ES}). After the program operation has entered the suspended state, the memory array can be read except for the page being programmed. After the erase operation has entered the suspended state, the memory array can be read or programmed, except for the 4kB/32kB/64kB block being erased. A Write Status Register operation cannot be suspended.

Table 28. Readable Area of Memory While a Program Operation is Suspended

Suspended Operation	Readable Region of Memory Array
Page Program	All but the Page being programmed
Quad Page Program	All but the Page being programmed

Table 29. Readable or Programmable Area of Memory While an Erase Operation is Suspended

Suspended Operation	Readable or Programmable Region of Memory Array
Erase (4 kB)	All but the Block being erased
32 kB Block Erase	All but the 32 kB Block being erased
64 kB Block Erase	All but the 64 kB Block being erased

When the AT25SF0641C / AT25QF0641C receives the Suspend command, there is a latency of t_{PSL} or t_{ESL} before the Write Enable Latch (WEL) bit clears to 0 and the SUS2 or SUS1 sets to 1; after which, the device is ready to accept one of the commands listed in Table 30. See Section 12.7 for t_{PSL} and t_{ESL} timings. Table 30 lists the commands for which the t_{PSL} and t_{ESL} latencies do not apply. For example, “05h”, “66h” and “99h” can be issued at any time after the Suspend command.

Status Register bit 15 (SUS2) and bit 10 (SUS1) can be read to check the suspend status. The SUS2 (Program Suspend Bit) sets to 1 when a program command is suspended. The SUS1 (Erase Suspend Bit) sets to 1 when an erase operation is suspended. The SUS2 or SUS1 clears to 0 when the program or erase command is resumed.

Table 30. Acceptable Commands During Program Erase Suspend after tPSL/tESL

Command Name	Command Code	Suspend Type	
		Program	Erase
Write Enable	06h	*	*
Write Disable	04h	*	*
Read Data	03h	*	*
Fast Read	0Bh	*	*
Dual Output Fast Read	3Bh	*	*
Quad Output Fast Read	6Bh	*	*
Dual I/O Fast Read	BBh	*	*
Quad I/O Fast Read	EBh	*	*
Quad I/O Word Fast Read	E7h	*	*
Set Burst with Wrap	77h	*	*
Read Mftr/Device ID	90h	*	*
Dual I/O Read Mftr/Device ID	92h	*	*
Quad I/O Read Mftr/Device ID	94h	*	*
Read JEDEC ID	9Fh	*	*
Read Unique ID Number	4Bh	*	*
Release Power-Down/Device ID	ABh	*	*
Read Security Registers	48h	*	*
Read SFDP	5Ah	*	*
Page Program	02h	-	*
Quad Page Program	32h	-	*
Program/Erase Resume	7Ah	*	*

Table 31. Acceptable Commands During Suspend (tPSL/tESL not required)

Command Name	Command Code	Suspend Type	
		Program	Erase
Read Status Register 1	05h	*	*
Read Status Register 2	35h	*	*
Read Status Register 3	15h	*	*
Enable Reset	66h	*	*
Reset Device	99h	*	*




Figure 78. Erase Suspend Command (SPI Mode)




Figure 79. Erase Suspend Command (QPI Mode)

10.42 Erase / Program Resume (7Ah)

The Erase/Program Resume command 7Ah is used to restart the Block Erase operation or the Page Program operation after an Erase/Program Suspend (75h). The Resume command 7Ah is accepted by the device only if the SUS bit in the Status Register is set and the RDY/BSY bit is cleared.

After the 7Ah command is issued, hardware clears the SUS bit immediately and sets the RDY/BSY bit within 200 ns. The block completes the erase operation or the page completes the program operation. If either the SUS bit is cleared or the RDY/BSY bit is set, the Resume command 7Ah is ignored by the device.

The Resume command cannot be accepted if the previous Erase/Program Suspend operation was interrupted by unexpected power-off. It is also required that a subsequent Erase/Program Suspend command not be issued before a minimum time of t_{ERS} or t_{PRS} (for Erase or Program respectively) has elapsed since the previous Resume command (See Figure 80). In other words, if a Erase/Program operation is suspended multiple times, the host is required to resume for a period of at least t_{ERS} or t_{PRS} before issuing a subsequent suspend request.




Figure 80. Erase / Program Resume Command (SPI Mode)

11. Thermal Information

Part No.	AT25SF0641C-MUB-T	AT25SF0641C-MCUB-T	AT25SF0641C-MBUB-T	AT25SF0641C-SUB-T
Package type	DFN8	DFN8	DFN8	SOIC8, 208mil
Package size (mm)	5 x 6	4 x 4	3 x 4	5.23 x 7.9
Die size (mm)	1.26 x 2.71	1.26 x 2.71	1.26 x 2.71	1.26 x 2.71
θ_{JA} (C/W)	112.0	119.0	185.0	147.0
θ_{JB} (C/W)	15.5	16.0	33.4	81.0
θ_{JC} (C/W)	17.2	20.4	40.6	52.2

Part No.	AT25SF0641C-MUBHD-T	AT25SF0641C-MCUBHD-T	AT25SF0641C-MBUBHD-T	AT25SF0641C-SUBHD-T
Package type	DFN8	DFN8	DFN8	SOIC8, 208mil
Package size (mm)	5 x 6	4 x 4	3 x 4	5.23 x 7.9
Die size (mm)	1.26 x 2.71	1.26 x 2.71	1.26 x 2.71	1.26 x 2.71
θ_{JA} (C/W)	112.0	119.0	185.0	147.0
θ_{JB} (C/W)	15.5	16.0	33.4	81.0
θ_{JC} (C/W)	17.2	20.4	40.6	52.2

12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Table 32. Absolute Maximum Ratings ^[1]

Parameter	Symbol	Conditions	Range	Unit
Supply Voltage	V_{CC}	-	-0.6 to $V_{CC}+0.6$	V
Voltage Applied to Any Pin	V_{IO}	Relative to Ground	-0.6 to $V_{CC} + 0.6$	V
Transient Voltage on any Pin	V_{IOT}	<20 ns Transient Relative to Ground	-1.0 V to $V_{CC} + 1.0$ V	V
Storage Temperature	T_{STG}	-	-65 to +150	°C
Lead Temperature	T_{LEAD}	-	See Note 2	°C
Electrostatic Discharge Voltage	V_{ESD}	Human Body Model ^[3]	-2000 to +2000	V
ESD Ratings				
Human Body Model	HBM	JS-001	2	kV
Charged Device Model	CDM	JS-002	1	kV
Latch-Up $T_A = 85^{\circ}\text{C}$	LU	JESD78	100	mA

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. The "Absolute Maximum Ratings" are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Voltage extremes referenced in the "Absolute Maximum Ratings" are intended to accommodate short duration undershoot/overshoot conditions and does not imply or guarantee functional device operation at these levels for any extended period of time.
2. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.
3. JEDEC Std JESD22-A114A ($C1=100$ pF, $R1=1500$ ohms, $R2=500$ ohms).

12.2 Operating Ranges

Table 33. Device Operating Rate

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V_{CC}	2.7	3.6	V
Ambient Operating Temperature	T_A	-40	+105	°C

12.3 Latch-up Characteristics

Table 34. Latch-up Characteristics

Parameter	Min	Max	Unit
Input Voltage with respect to GND on I/O Pins	-1.0	$V_{CC} + 1.0$	V
V_{CC} Current	-100	+100	mA

12.4 Power-Up Timing and Write Inhibit Threshold

Table 35. Power-up Timing and Write Inhibit Threshold Parameters

Parameter	Symbol	Min	Typ.	Max	Unit
V_{CC} (min) to Full Operation Permitted.	t_{VSL}	0.8	-	-	ms
Write Inhibit Threshold Voltage.	V_{WI}	2.0	-	2.5	V
V_{CC} Rise Time (from 0 to V_{CC} min).	t_{VR}	-	1	6000	$\mu s/V$
V_{CC} Minimum time duration below V_{PVDMAX} to guarantee reset.	t_{PWD}	300	-	-	μs
V_{CC} level below which a reset is guaranteed.	V_{PVDMAX}	-	-	0.2	V




Figure 81. Power-up Timing and Voltage Levels




Figure 82. Power-up Timing After Brown-Out

12.5 DC Electrical Characteristics

Table 36. DC Electrical Characteristics for -40 °C to +85 °C and -40 °C to +105 °C

Parameter	Symbol	Condition	Min	Typ ^[1]	Max	Unit
Input Leakage	I_{LI}	-	-	-	±2	μA
I/O Leakage	I_{LO}	-	-	-	±2	μA
Standby Current	I_{CC1}	$\overline{CS} = V_{CC}$, $V_{IN} = GND$ or V_{CC}	-	10	50	μA
Deep Power-Down Current	I_{CC2}	$\overline{CS} = V_{CC}$, $V_{IN} = GND$ or V_{CC}	-	0.5	4	μA
Current Read Data/ Dual/Quad 80 MHz	I_{CC3}	$C = 0.1 V_{CC} / 0.9 V_{CC}$ $IO = Open (*1, *2, *4 IO)$	-	6	7	mA
Current Read Data/ Dual/Quad 133 MHz		$C = 0.1 V_{CC} / 0.9 V_{CC}$ $IO = Open (*1, *2, *4 IO)$	-	8	10	mA
Current Page Program	I_{CC4}	$\overline{CS} = V_{CC}$	-	3	5	mA
Current Write Status Register	I_{CC5}	$\overline{CS} = V_{CC}$	-	3.5	10	mA
Current Block Erase (4 kB)	I_{CC6}	$\overline{CS} = V_{CC}$	-	6	10.5	mA
Current Block Erase (32/64 kB)	I_{CC7}	$\overline{CS} = V_{CC}$	-	7.5	10	mA
Current Chip Erase	I_{CC8}	$\overline{CS} = V_{CC}$	-	8.5	11	mA
Input Low Voltage	V_{IL}	-	-0.5	-	$V_{CC} \times 0.2$	V
Input High Voltage	V_{IH}	-	$V_{CC} \times 0.8$	-	$V_{CC} + 0.4$	V
Output Low Voltage	V_{OL}	$I_{OL} = 100 \mu A$	-	-	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$	-	-	V

1. Typical Values measured at 3.0 V @ 25 °C

12.6 AC Measurement Conditions

Table 37. AC Measurement Conditions

Parameter	Symbol	Min	Max	Unit
Load Capacitance	C_L	-	30	pF
Input Rise and Fall Times	T_R, T_F	-	5	ns
Input Pulse Voltages	V_{IN}	$0.2 V_{CC} - 0.8 V_{CC}$		V
Input Timing Reference Voltages	IN	$0.5 V_{CC}$		V
Output Timing Reference Voltages	OUT	$0.5 V_{CC}$		V

1. Output High-Impedance is defined as the point where data out is no longer driven




Figure 83. AC Measurement I/O Waveform

12.7 AC Electrical Characteristics

Table 38. AC Electrical Characteristics for -40 °C to +85 °C and -40 °C to +105 °C


Parameter	Symbol	Min	Typ ^[1]	Max	Unit
Clock frequency for all commands, except Read Data command (03h, 0Bh, 3Bh, 6Bh, E7h, BBh, BCh, EBh, ECh, 0Dh, BDh, EDh, and 0Eh)	F _{C1}	D.C.	-	150	MHz
Clock frequency for Read Array Commands (0Bh, 3Bh)	F _{C2}	-	-	133	MHz
Clock frequency for Read Array Commands (6Bh)	F _{C3}	-	-	133	MHz
Clock frequency for Read Array Commands (E7h)	F _{C4}	-	-	96	MHz
Clock frequency for Read Array Commands (BBh, BCh, EBh, ECh)	F _{C5}	See DC bit for SPI (Table 5) and Set Read Parameters (C0h) command for QPI (Section 10.21)			MHz
Clock frequency for DTR Commands (0Dh, BDh, EDh, 0Eh)	F _R	See DC bit for SPI (Table 5) and Set Read Parameters (C0h) command for QPI (Section 10.21)			MHz
Clock freq. Read Data command in SPI mode (03h)	f _R	D.C.	-	84	MHz
Clock High, Low Time	t _{CLH} , t _{CLL}	45% (1/F _C)	-	-	ns
Clock Rise Time peak to peak	t _{CLCH} ^[3,5]	0.1	-	-	V/ns
Clock Fall Time peak to peak	t _{CHCL} ^[3,5]	0.1	-	-	V/ns
$\overline{\text{CS}}$ Active Setup Time relative to Clock	t _{SLCH}	5	-	-	ns
$\overline{\text{CS}}$ Active Hold Time relative to Clock	t _{CHSH}	5	-	-	ns
$\overline{\text{CS}}$ Not Active Setup Time	t _{SHCH}	5	-	-	ns
$\overline{\text{CS}}$ Not Active Hold Time	t _{CHSL}	5	-	-	ns
$\overline{\text{CS}}$ High Time (read/write)	t _{SHSL}	20	-	-	ns
Output Disable Time	t _{SHQZ} ^[3]	-	-	10	ns
Output Hold Time	t _{CLQX}	1	-	-	ns
Data In Setup Time	t _{DVCH}	2	-	-	ns
Data In Hold Time	t _{CHDX}	2	-	-	ns
$\overline{\text{HOLD}}$ Active Setup Time relative to Clock	t _{HLCH} ^[3]	5	-	-	ns
$\overline{\text{HOLD}}$ Not Active Setup Time relative to Clock	t _{HHCH} ^[3]	5	-	-	ns
$\overline{\text{HOLD}}$ Not Active Hold Time relative to Clock	t _{CHHL} ^[3]	5	-	-	ns
$\overline{\text{HOLD}}$ Active Hold Time relative to Clock	t _{CHHH} ^[3]	5	-	-	ns
$\overline{\text{HOLD}}$ Low to High-Z	t _{HLQZ} ^[3]	-	-	6	ns
$\overline{\text{HOLD}}$ Low to Low-Z	t _{HHQX} ^[3]	-	-	6	ns
Clock Low to Output Valid (C _L = 30 pF)	t _{CLQV}	-	-	7	ns
Clock Low to Output Valid (C _L = 30 pF)		-	-	5	ns
Write Protect Setup Time Before $\overline{\text{CS}}$ Low	t _{WHSL}	20	-	-	ns
Write Protect Setup Time After $\overline{\text{CS}}$ High	t _{SHWL}	100	-	-	ns
$\overline{\text{CS}}$ High to Power-Down Mode	t _{DP}	-	-	1	μs
$\overline{\text{CS}}$ High to Standby Mode without Electronic Signature Read	t _{RES1}	-	-	20	μs
$\overline{\text{CS}}$ High to Standby Mode with Electronic Signature Read	t _{RES2}	-	-	20	μs

Table 38. AC Electrical Characteristics for -40 °C to +85 °C and -40 °C to +105 °C (Cont.)


Parameter	Symbol	Min	Typ ^[1]	Max	Unit
Erase Suspend Latency	t_{ESL}	-	-	40	μs
Program Suspend Latency	t_{PSL}	-	-	30	μs
Latency between Program Resume and next Suspend ^[5]	t_{PRS}	100	-	-	μs
Latency between Erase Resume and next Suspend ^[6]	t_{ERS}	100	-	-	μs
$\overline{CS}$ High to next Command after Reset in standby/read	t_{RST}	-	-	1	μs
$\overline{CS}$ High to next Command after Reset (except standby/read)		-	-	50	μs
Write Status Register Cycle Time	t_W	-	2	30	ms
Byte Program Time (first byte) ^[2]	t_{BP1}	-	50	300	μs
Byte Program Time (after first byte) ^[2, 4]	t_{BP2}	-	0.8	8.2	μs
Page Program Time ^[2]	t_{PP}	-	0.25	2.4	ms
Block Erase Time (4 kB) ^[2]	t_{BE}	-	40	200	ms
Block Erase Time (32 kB) ^[2]	t_{BE1}	-	80	250	ms
Block Erase Time (64 kB) ^[2]	t_{BE2}	-	120	400	ms
Chip Erase Time	t_{CE}	-	15	120	s

1. Typical value is measured at 3.0 V, 25 °C.
2. Unless specified otherwise, maximum is worst case after 100 k cycles.
3. Value guaranteed by design and/or characterization, not 100% tested in production.
4. The time to program N bytes can be calculated as follows: $t_{BP1} + (N-1) * t_{BP2}$.
5. For t_{PRS} , there must be minimum timing before issuing the next program suspend command.
6. For t_{ERS} , there must be minimum timing before issuing the next erase suspend command.
7. Characterized with clock frequency lower than 50MHz.


12.8 Input Timing




12.9 Output Timing



12.10 Hold Timing



12.11 WP Timing



13. Marking Information

13.1 8-lead, 208-mil Wide SOIC Marking Information

Table 39. 8-lead, 208-mil Wide SOIC Marking Decoder (With Dimple)

Column/ Row	1	2	3	4	5	6	7	8	9	10	11	Format	Alignment	Font
1	R	E	N	E	S	A	S	Y	Y	W	W	Brand/Date Code	Centered	Arial
2		X	X	X	X	X	X	X	X			Mark Device(See Marking Table)	Centered	Arial
3				X	X	X						Pkg/Class/Voltage(See Marking Table)	Centered	Arial
4	•	Δ										Dimple(Pin 1)		
Date Code Format: YY= Year, WW = Week														
Note: The marking length showed in marking is only the example. The actual length will follow the part number.														

Table 40. 8-lead, 208-mil Wide SOIC Marking Decoder (No Dimple)

Column/ Row	1	2	3	4	5	6	7	8	9	10	11	Format	Alignment	Font
1	R	E	N	E	S	A	S	Y	Y	W	W	Brand/Date Code	Centered	Arial
2		X	X	X	X	X	X	X	X			Mark Device(See Marking Table)	Centered	Arial
3				X	X	X						Pkg/Class/Voltage(See Marking Table)	Centered	Arial
4	Δ											Dimple(Pin 1)		
Date Code Format: YY= Year, WW = Week														
Note: The marking length showed in marking is only the example. The actual length will follow the part number.														

Table 41. 8-lead, 208-mil Wide SOIC Top Side Marking Table

Assembly SAP Material Number	1	2	3	4	5	6	7	8	9	10	11	Customer Part Number
D3256BA10-S7KMV02	R	E	N	E	S	A	S	Y	Y	W	W	25SF0641C-SUB-*-25FQ64E-B
		2	5	S	F	0	6	4	1	C		
				S	U	B						
	•	Δ										
D3256BA10-S7KMV01	R	E	N	E	S	A	S	Y	Y	W	W	25QF0641C-SUB-*-25FQ64E-B
		2	5	Q	F	0	6	4	1	C		
				S	U	B						
	•	Δ										
D3256BA10-S7KMV03	R	E	N	E	S	A	S	Y	Y	W	W	25SF0641C-SUBHD-*-25FQ64E-B
		2	5	S	F	0	6	4	1	C		
				S	U	B						
	•	Δ										
D3256BA10-S7KMV04	R	E	N	E	S	A	S	Y	Y	W	W	25QF0641C-SUBHD-*-25FQ64E-B
		2	5	Q	F	0	6	4	1	C		
				S	U	B						
	•	Δ										

Table 42. 8-lead, 208-mil Wide SOIC Bottom Side Marking Table

Assembly SAP Material Number	1	2	3	4	5	6	7	8	9	10	Customer Part Number
D3255BA10-S7KMV02	Y	W	W	C	N						25SF0641C-SUB-*-25FQ64E-B
	C	C	C	C	C	C	C	C	C	C	
	B	-	D						e	3	
D3255BA10-S7KMV01	Y	W	W	C	N						25QF0641C-SUB-*-25FQ64E-B
	C	C	C	C	C	C	C	C	C	C	
	B	-	D						e	3	
D3255BA10-S7KMV03	Y	W	W	C	N						25SF0641C-SUBHD-*-25FQ64E-B
	C	C	C	C	C	C	C	C	C	C	
	B	-	D						e	3	
D3255BA10-S7KMV04	Y	W	W	C	N						25QF0641C-SUBHD-*-25FQ64E-B
	C	C	C	C	C	C	C	C	C	C	
	B	-	D						e	3	

13.2 8-pad, 3 x 4 x 0.6 mm DFN Marking Information

Table 43. 8-pad, 3 x 4 x 0.6 mm DFN Marking Decoder

Column/Row	1	2	3	4	5	Format	Alignment	Font
1				X	X	Mark Device(See Marking Table)	Right	Arial
2			X	X	Z	Class/Voltage/Assembly Location Code(See Marking Table)	Right	Arial
3	•	Y	Y	W	W	Pin 1 ID/Date Code	Lower-Left/ Right	Arial
Date Code Format: YY= year, WW= week								
Note: The marking length showed in marking is only the example. The actual length will follow the part number.								

Table 44. 8-pad, 3 x 4 x 0.6 mm DFN Marking Table

Assembly SAP Material Number	1	2	3	4	5	Customer Part Number
D3256BA10-DYKMOV02				A	B	25SF0641C-MBUB-*-25FQ64E-B
			U	B	D	
	•	Y	Y	W	W	
D3256BA10-DYKMOV01				Q	B	25QF0641C-MBUB-*-25FQ64E-B
			U	B	D	
	•	Y	Y	W	W	
D3256BA10-DYKMOV03				A	B	25SF0641C-MBUBHD-*-25FQ64E-B
			U	B	D	
	•	Y	Y	W	W	
D3256BA10-DYKMOV04				Q	B	25QF0641C-MBUBHD-*-25FQ64E-B
			U	B	D	
	•	Y	Y	W	W	

13.3 8-pad, 5 x 6 x 0.8 mm DFN Marking Information

Table 45. 8-pad, 5 x 6 x 0.8 mm DFN Marking Decoder

Column/Row	1	2	3	4	5	6	7	8	9	10	Format	Alignment	Font
1	•										Pin 1 ID	Upper-Left	
2				R	E	N	E	S	A	S	Brand	Right	Arial
3		X	X	X	X	X	X	X	X	X	Mark Device(See Marking Table)	Left	Arial
4		X	X	X	X	Y	Y	W	W		Pkg/Class/Voltage/Date Code (See Marking Table)	Left	Arial
5		G	G	-	Z						Country of Assembly-Assembly Location Code (See Marking Table)	Left	Arial
6		C	C	C	C	C	C	C	C	C	Assembly Wafer Lot Number	Left	Arial
Date Code Format: YY= Year, WW = Week													
Note: The marking length showed in marking is only the example. The actual length will follow the part number.													

Table 46. 8-pad, 5 x 6 x 0.8 mm DFN Marking Table

Assembly SAP Material Number	1	2	3	4	5	6	7	8	9	10	Customer Part Number
D3256BA10-DXKMOV1	•										25SF0641C-MUB-* -25FQ64E-B
				R	E	N	E	S	A	S	
		2	5	S	F	0	6	4	1	C	
		M	U	B	Y	Y	W	W			
		C	N	-	D						
		C	C	C	C	C	C	C	C	C	
D3256BA10-DXKMOV2	•										25QF0641C-MUB-* -25FQ64E-B
				R	E	N	E	S	A	S	
		2	5	Q	F	0	6	4	1	C	
		M	U	B	Y	Y	W	W			
		C	N	-	D						
		C	C	C	C	C	C	C	C	C	
D3256BA10-DXKMOV3	•										25SF0641C-MUBHD-* -25FQ64E-B
				R	E	N	E	S	A	S	
		2	5	S	F	0	6	4	1	C	
		M	U	B	Y	Y	W	W			
		C	N	-	D						
		C	C	C	C	C	C	C	C	C	
D3256BA10-DXKMOV4	•										25QF0641C-MUBHD-* -25FQ64E-B
				R	E	N	E	S	A	S	
		2	5	Q	F	0	6	4	1	C	
		M	U	B	Y	Y	W	W			
		C	N	-	D						
		C	C	C	C	C	C	C	C	C	

13.4 8-pad, 4 x 4 x 0.5mm DFN Marking Information

Table 47. 8-pad, 4 x 4 x 0.5mm DFN Marking Decoder

Column/Row	1	2	3	4	Format	Alignment	Font
1			X	X	Mark Device(See Marking Table)	Right	Arial
2		X	X	Z	Class/Voltage/Assembly Location Code (See Marking Table)	Right	Arial
3	•	Y	N	N	Pin 1 ID/Date Code/Traceability	Lower-Left/Right	Arial
Date Code Format: Y=Last Digit of Year							
Note: The marking length showed in marking is only the example. The actual length will follow the part number.							

Table 48. 8-pad, 4 x 4 x 0.5mm DFN Marking Table

Assembly SAP Material Number	1	2	3	4	Customer Part Number
D3256BA10-D6KMOV1			A	C	25SF0641C-MCUB-*-25FQ64E-B
		U	B	D	
	•	Y	N	N	
D3256BA10-D6KMOV2			Q	C	25QF0641C-MCUB-*-25FQ64E-B
		U	B	D	
	•	Y	N	N	
D3256BA10-D6KMOV3			A	C	25SF0641C-MCUBHD-*-25FQ64E-B
		U	B	D	
	•	Y	N	N	
D3256BA10-D6KMOV4			Q	C	25QF0641C-MCUBHD-*-25FQ64E-B
		U	B	D	
	•	Y	N	N	

13.5 8-pad, 4 x 4 x 0.5mm DFN Tape and Reel Information

Table 49. Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size (mm)	Units per Reel	Maximum Units per pizza box	Reel & Hub Size (mm)	Trailer (Minimum)		Leader (Minimum)		Pocket Tape (mm)	
						Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
DFN 4x4mm	8	4x4x0.5	6,000	6,000	330 / 100	140	~1120	30	~240	12	8

Table 50. Carrier Tape Drawing & Dimension: Unit:mm

Definition/ Symbol	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index hole to Tape edge	Index hole to Pocket center	Tape Width
Package Type	Ao	Bo	Ko	Po	P1	Do	E	F	W
DFN 4x4mm	4.25 ±0.05mm	4.25 ±0.05mm	0.65 ±0.05mm	4.00 ±0.10mm	8.00 ±0.10mm	1.50 +0.10mm	1.75 ±0.10mm	5.50 ±0.1mm	12.00 +0.3mm -0.10




Figure 84. Tape and Reel Example Section




Figure 85. Pin 1 Identifier

- Orientation in carrier: Pin1 is at upper right corner (Quadrant 1).

13.6 8-lead, 208-mil Wide SOIC Tape and Reel Information

Table 51. Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size (mm)	Units per Reel	Maximum Units per pizza box	Reel & Hub Size (mm)	Trailer (Minimum)		Leader (Minimum)		Pocket Tape (mm)	
						Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
SOIC 8L 208-mil	8	5.28x5.23x1.8	2000	2000	330/100	15	160	35	400	16	12

Table 52. Carrier Tape Drawing & Dimension: Unit:mm

Definition/ Symbol	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index hole to Tape edge	Index hole to Pocket center	Tape Width
Package Type	Ao	Bo	Ko	Po	P1	Do	E	F	W
SOIC 8L 208-mil	8.45 ±0.10mm	5.70 +0.15mm -0.10mm	2.35 ±0.10mm	4.00 ±0.10mm	12.00 ±0.10mm	1.50 +0.10mm	1.75 ±0.10mm	7.50 ±0.10mm	16.00 +0.30mm -0.10mm




Figure 86. Tape and Reel Example Section




Figure 87. Pin 1 Identifier

1.Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

13.7 8-Pad, 5 x 6 x 0.8 mm DFN Tape and Reel Information

Table 53. Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size (mm)	Units per Reel	Maximum Units per pizza box	Reel & Hub Size (mm)	Trailer (Minimum)		Leader (Minimum)		Pocket Tape (mm)	
						Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
STDFN 8L 5x8mm	8	5*6*0.8	5,000	5,000	330 / 100	140	~1120	30	~240	12	8

Table 54. Carrier Tape Drawing & Dimension: Unit:mm

Definition/ Symbol	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index hole to Tape edge	Index hole to Pocket center	Tape Width
PKG type	Ao	Bo	Ko	Po	P1	Do	E	F	W
STDFN 8L 5x8mm	5.30 ±0.10mm	6.30 ±0.10mm	1.20 ±0.10mm	4.00 ±0.10mm	4.00 ±0.20mm	1.50 +0.10mm	1.75 ±0.10mm	5.50 ±0.05mm	12.00 +0.2/-0.1mm




Figure 88. Tape and Reel Example Section




Figure 89. Pin 1 Identifier

1.Orientation in carrier: Pin1 is at upper right corner (Quadrant 1).

13.8 8-Pad, 3 x 4 x 0.6 mm DFN Tape and Reel Information

Table 55. Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size (mm)	Units per Reel	Maximum Units per pizza box	Reel & Hub Size (mm)	Trailer (Minimum)		Leader (Minimum)		Pocket Tape (mm)	
						Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
STDFN8L 3x4mm	8	3*4*0.6	5,000	5,000	330 / 100	140	~1120	30	~240	12	8

Table 56. Carrier Tape Drawing & Dimension: Unit:mm

Definition/ Symbol	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index hole to Tape edge	Index hole to Pocket center	Tape Width
PKG type	Ao	Bo	Ko	Po	P1	Do	E	F	W
STDFN 8L 3x4mm	3.30 ±0.10mm	4.30 ±0.10mm	0.80 ±0.10mm	4.00 ±0.10mm	4.00 ±0.20mm	1.50 +0.10mm	1.75 ±0.10mm	5.50 ±0.10mm	12.00 +0.3mm




Figure 90. Tape and Reel Example Section





Figure 91. Pin 1 Identifier

1.Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

14. Ordering Information



Ordering Code ^[1]	Package	Lead Finish	Operating Voltage	Max. Freq.	Operation Range
AT25SF0641C-MCUB-T ^[2] AT25QF0641C-MCUB-T ^[2]	8-pad, 4 x 4 x 0.5 mm DFN	Sn alloy	2.7 V - 3.6 V	150 MHz	-40 °C to 85 °C
AT25SF0641C-MBUB-T ^[2] AT25QF0641C-MBUB-T ^[2]	8-pad, 3 x 4 x 0.6 mm DFN				
AT25SF0641C-MUB-T AT25QF0641C-MUB-T	8-pad, 5 x 6 x 0.8 mm DFN				
AT25SF0641C-SUB-T AT25QF0641C-SUB-T	8-lead, 208-mil Wide SOIC				
AT25SF0641C-MCUBHD-T ^[2] AT25QF0641C-MCUBHD-T ^[2]	8-pad, 4 x 4 x 0.5 mm DFN				-40 °C to 105 °C
AT25SF0641C-MBUBHD-T ^[2] AT25QF0641C-MBUBHD-T ^[2]	8-pad, 3 x 4 x 0.6 mm DFN				
AT25SF0641C-MUBHD-T ^[2] AT25QF0641C-MUBHD-T ^[2]	8-pad, 5 x 6 x 0.8 mm DFN				
AT25SF0641C-SUBHD-T ^[2] AT25QF0641C-SUBHD-T ^[2]	8-lead, 208-mil Wide SOIC				

- The shipping carrier option code is not marked on the devices.
- Contact Renesas Electronics for availability.

15. Packaging Information

15.1 8-Pad, 4 x 4 x 0.5 mm DFN




Package Outline Drawing

PSC-5220-01

DY0008AB

8-DFN 4.0 x 4.0 x 0.45 mm Body, 0.80 mm Pitch

Rev. 00, Dec 18, 2025



© Renesas Electronics Corporation

15.2 8-Pad, 5 x 6 x 0.8 mm DFN




Package Outline Drawing

PSC-5159-01

DW0008AB

8-DFN 5.0 x 6.0 x 0.8 mm Body, 1.27 mm Pitch

Rev.00, Jun 24, 2025



© Renesas Electronics Corporation

15.3 8-Lead, 208-mil Wide SOIC




Package Outline Drawing

PSC-5166-01

GV0008AA

8-SOP/SOIC 5.23 x 5.28 x 2.15 mm Body, 1.27mm Pitch

Rev.01, Apr 30, 2026



© Renesas Electronics Corporation

15.4 8-Pad, 3 x 4 x 0.6 mm DFN




Package Outline Drawing

PSC-5158-01

DU0008AC

8-DFN 3.0 x 4.0 x 0.6 mm Body, 0.80 mm Pitch

Rev.00, Jun 24, 2025



© Renesas Electronics Corporation

16. Revision History

Revision Level	Date	Change History
0.01	May 19, 2026	Advance datasheet created.
1.00	Aug 07, 2026	Updated document to latest corporate format. Changed Kbyte to kB. Added information for -40°C to 105 °C temperature range. Made various minor changes for clarity and consistency. Updated Table 5 . Updated Table 7 . Updated Table 21 . Updated Table 23 . Updated Table 32 . Updated Table 35 . Updated Table 36 . Updated Table 37 . Updated Table 38 . Added ESD data to Section 12.1, Absolute Maximum Ratings . Added Section 11, Thermal Information . Added Section 13, Marking Information . Updated Section 14, Ordering Information . Updated PODs in Section 15, Packaging Information . Added Section A, ECAD Design Information .

A. ECAD Design Information

This information supports the development of the PCB ECAD model for this device. It is intended to be used by PCB designers.

A.1 Part Number Indexing

Orderable Part Number	Number of Pins	Package Type	Package Code/POD Number
AT25SF0641C-MCUB-T	8	DFN	DY0008AB/PSC-5220-01
AT25SF0641C-MUB-T	8	DFN	DW0008AB/PSC-5159-01
AT25SF0641C-MBUB-T	8	DFN	DU0008AC/PSC-5158-01
AT25SF0641C-SUB-T	8	SOIC	GV0008AA/ PSC-5166-01
AT25QF0641C-MCUB-T	8	DFN	DY0008AB/PSC-5220-01
AT25QF0641C-MUB-T	8	DFN	DW0008AB/PSC-5159-01
AT25QF0641C-MBUB-T	8	DFN	DU0008AC/PSC-5158-01
AT25QF0641C-SUB-T	8	SOIC	GV0008AA/ PSC-5166-01
AT25SF0641C-MCUBHD-T	8	DFN	DY0008AB/PSC-5220-01
AT25SF0641C-MUBHD-T	8	DFN	DW0008AB/PSC-5159-01
AT25SF0641C-MBUBHD-T	8	DFN	DU0008AC/PSC-5158-01
AT25SF0641C-SUBHD-T	8	SOIC	GV0008AA/ PSC-5166-01
AT25QF0641C-MCUBHD-T	8	DFN	DY0008AB/PSC-5220-01
AT25QF0641C-MUBHD-T	8	DFN	DW0008AB/PSC-5159-01
AT25QF0641C-MBUBHD-T	8	DFN	DU0008AC/PSC-5158-01
AT25QF0641C-SUBHD-T	8	SOIC	GV0008AA/ PSC-5166-01

A.2 Symbol Pin Information

A.2.1 8-DFN

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	$\overline{CS}$	Input	-
2	SO	Output	I/O ₁
3	$\overline{WP}$	Input	I/O ₂
4	GND	Power	-
5	SI	Input	I/O ₀
6	SCK	Input	-
7	$\overline{HOLD/RESET}$	Input	I/O ₃
8	V _{CC}	Power	-

A.2.2 8-SOIC

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	$\overline{CS}$	Input	-
2	SO	Output	I/O ₁
3	$\overline{WP}$	Input	I/O ₂
4	GND	Power	-
5	SI	Input	I/O ₀
6	SCK	Input	-
7	$\overline{HOLD/RESET}$	Input	I/O ₃
8	V _{CC}	Power	-

A.3 Symbol Parameters

Orderable Part Number	Qualification	Mounting Type	RoHS	Min Operating Temperature	Max Operating Temperature	Min Supply Voltage	Max Supply Voltage	Operating Supply Current
AT25SF0641C-MCUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-MUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-MBUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-SUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MCUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MBUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-SUB-T	Industrial	SMD	Compliant	-40 °C	+85 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-MCUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-MUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-MBUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25SF0641C-SUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MCUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-MBUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA
AT25QF0641C-SUBHD-T	Industrial	SMD	Compliant	-40 °C	+105 °C	2.7 V	3.6 V	10.5 mA

A.4 Footprint Design Information

A.4.1 8-DFN

IPC Footprint Type	Package Code/ POD number	Number of Pins
DFN	DW0008AB/PSC-5159-01	8

Description	Dimension	Value (mm)	Reference Diagram ^[1]
Minimum body span (vertical side)	Dmin	4.90	Bottom View Side View
Maximum body span (vertical side)	Dmax	5.10	
Minimum body span (horizontal side)	Emin	5.90	
Maximum body span (horizontal side)	Emax	6.10	
Minimum Lead Width	Bmin	0.35	
Maximum Lead Width	Bmax	0.45	
Minimum Lead Length	Lmin	0.55	
Maximum Lead Length	Lmax	0.65	
Number of pins	PinCount	8	
Distance between the center of any two adjacent pins	Pitch	1.27	
Minimum thermal pad size (vertical side)	D2min	3.95	
Maximum thermal pad size (vertical side)	D2max	4.05	
Minimum thermal pad size (horizontal side)	E2min	3.35	
Maximum thermal pad size (horizontal side)	E2max	3.45	
Comma separated list showing absent pins. Example: 1,2,5. If blank all pins present.	AbsentPins	-	
Comma-separated pin order. If blank, defaults to sequential (1 to PinCount). Example: 8,7,6,5,4,3,2,1 reverses an 8-pin package.	PinOrder	-	
Maximum Height	Amax	0.80	
Minimum Standoff Height	A1min	0	
Minimum Lead Thickness	cmin	0.153	
Maximum Lead Thickness	cmax	0.253	

Recommended Land Pattern			
Description	Dimension	Value (mm)	Reference Diagram ^[1]
Distance between pads. Measured from outside edges	Z	6.30	PCB Top View
Row spacing. Distance between pad centers.	C	5.55	
Distance between pads. Measured from inside edges	G	4.80	
Pad Width	X	0.40	
Pad Length	Y	0.75	PCB Top View

1. The diagrams show table attribute referencing. For the exact diagrams, see the package outline drawing.

A.4.2 8-DFN

IPC Footprint Type	Package Code/ POD number	Number of Pins
DFN	DY0008AB/PSC-5220-01	8

Description	Dimension	Value (mm)	Reference Diagram ^[1]
Minimum body span (vertical side)	Dmin	3.90	
Maximum body span (vertical side)	Dmax	4.10	
Minimum body span (horizontal side)	Emin	3.90	
Maximum body span (horizontal side)	Emax	4.10	
Minimum Lead Width	Bmin	0.25	
Maximum Lead Width	Bmax	0.35	
Minimum Lead Length	Lmin	0.35	
Maximum Lead Length	Lmax	0.45	
Number of pins	PinCount	8	
Distance between the center of any two adjacent pins	Pitch	0.80	
Minimum thermal pad size (vertical side)	D2min	2.90	
Maximum thermal pad size (vertical side)	D2max	3.10	
Minimum thermal pad size (horizontal side)	E2min	2.20	
Maximum thermal pad size (horizontal side)	E2max	2.40	
Comma separated list showing absent pins. Example: 1,2,5. If blank all pins present.	AbsentPins	-	
Comma-separated pin order. If blank, defaults to sequential (1 to PinCount). Example: 8,7,6,5,4,3,2,1 reverses an 8-pin package.	PinOrder	-	
Maximum Height	Amax	0.50	
Minimum Standoff Height	A1min	0	
Minimum Lead Thickness	cmin	0.10	
Maximum Lead Thickness	cmax	0.20	

Recommended Land Pattern			Reference Diagram ^[1]
Description	Dimension	Value (mm)	
Row spacing. Distance between pad centers	C	2.70	
Distance between pads. Measured from outside edges	Z	4.30	
Distance between pads. Measured from inside edges	G	3.20	
Pad Width	X	0.20	

1. The diagrams show table attribute referencing. For the exact diagrams, see the package outline drawing.

A.4.3 8-DFN

IPC Footprint Type	Package Code/ POD number	Number of Pins
DFN	DU0008AC/PSC-5158-01	8

Description	Dimension	Value (mm)	Reference Diagram ^[1]
Minimum body span (vertical side)	Dmin	3.90	Bottom View Side View
Maximum body span (vertical side)	Dmax	4.10	
Minimum body span (horizontal side)	Emin	2.90	
Maximum body span (horizontal side)	Emax	3.10	
Minimum Lead Width	Bmin	0.25	
Maximum Lead Width	Bmax	0.35	
Minimum Lead Length	Lmin	0.55	
Maximum Lead Length	Lmax	0.65	
Number of pins	PinCount	8	
Distance between the center of any two adjacent pins	Pitch	0.80	
Minimum thermal pad size (vertical side)	D2min	0.75	
Maximum thermal pad size (vertical side)	D2max	0.85	
Minimum thermal pad size (horizontal side)	E2min	0.15	
Maximum thermal pad size (horizontal side)	E2max	0.25	
Comma separated list showing absent pins. Example: 1,2,5. If blank all pins present.	AbsentPins	-	
Comma-separated pin order. If blank, defaults to sequential (1 to PinCount). Example: 8,7,6,5,4,3,2,1 reverses an 8-pin package.	PinOrder	-	
Maximum Height	Amax	0.60	
Minimum Standoff Height	A1min	0	
Minimum Lead Thickness	cmin	0.10	
Maximum Lead Thickness	cmax	0.20	

Recommended Land Pattern			
Description	Dimension	Value (mm)	Reference Diagram ^[1]
Distance between pads. Measured from outside edges	Z	3.30	PCB Top View
Row spacing. Distance between pad centers.	C	2.55	
Distance between pads. Measured from inside edges	G	18.0	
Pad Width	X	0.20	
Pad Length	Y	0.75	

1. The diagrams show table attribute referencing. For the exact diagrams, see the package outline drawing.

A.4.4 8-SOIC

IPC Footprint Type	Package Code/ POD number	Number of Pins
SOIC	GV0008AA/ PSC-5166-01	8

Description	Dimension	Value (mm)	Reference Diagram ^[1]
Minimum lead span (horizontal side)	Hmin	7.80	Bottom View Side View
Maximum lead span (horizontal side)	Hmax	8.00	
Minimum body span (pin1 side)	Dmin	5.13	
Maximum body span (pin1 side)	Dmax	5.33	
Minimum body span	Emin	5.18	
Maximum body span	Emax	5.38	
Minimum Lead Width	Bmin	0.41	
Maximum Lead Width	Bmax	0.50	
Minimum Lead Length	Lmin	0.50	
Maximum Lead Length	Lmax	0.80	
Maximum Height	Amax	2.15	
Minimum Standoff Height	A1min	0.05	
Minimum Lead Thickness	cmin	0.20	
Maximum Lead Thickness	cmax	0.25	
Total number of pin positions (including absent pins)	PinCount	8	
Comma separated list showing absent pins. Example: 1,2,5. If blank all pins present	AbsentPins	-	
Comma separated list showing pin order. If blank pin order is assumed sequential from 1 to PinCount. Example: 8,7,6,5,4,3,2,1 will reverse the pin order of an 8 pin package	PinOrder	-	
Distance between the center of any two adjacent pins	Pitch	1.27	

Recommended Land Pattern			
Description	Dimension	Value (mm)	Reference Diagram ^[1]
Distance between left pad toe to right pad toe.	Z	8.50	PCB Top View
Row spacing. Distance between pad centers.	C	7.25	
Distance between left pad heel to right pad heel.	G	6.00	
Pad Width	X	0.535	
Pad Length	Y	1.25	

1. The diagrams show table attribute referencing. For the exact diagrams, see the package outline drawing.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.