inter_{sil}"

ACS08MS

Radiation Hardened Quad 2-Input AND Gate

Features

- QML Qualified Per MIL-PRF-38535 Requirements
- 1.25Micron Radiation Hardened SOS CMOS
- Radiation Environment
 - Latch-up Free Under any Conditions

 - SEU Immunity<1 x 10⁻¹⁰ Errors/Bit/Day
- Input Logic Levels ... VIL = (0.3)(VCC), VIH = (0.7)(VCC)
- Output Current±±8mA (Min)
- Quiescent Supply Current 100µA (Max)
- Propagation Delay 15ns (Max)

Applications

- High Speed Control Circuits
- Sensor Monitoring
- Low Power Designs

Ordering Information

Description

The Radiation Hardened ACS08MS is a Quad 2-Input AND Gate. For each gate, a HIGH level on both the A and B inputs results in a HIGH level on the Y output. A LOW level on either the A or B input results in a LOW level on the Y output. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times.

The ACS08MS is fabricated on a CMOS Silicon on Sapphire (SOS) process, which provides an immunity to Single Event Latch-up and the capability of highly reliable performance in any radiation environment. These devices offer significant power reduction and faster performance when compared to ALSTTL types.

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

Detailed Electrical Specifications for the ACS08 are contained in SMD <u>5962-95651</u>.

ORDERING NUMBER	INTERNAL MARKETING NUMBER	TEMP. RANGE (^o C)	PACKAGE	DESIGNATOR
5962F9565101VCC	ACS08DMSR	-55 to 125	14 Ld SBDIP	CDIP2-T14
ACS08D/SAMPLE	ACS08D/SAMPLE	25	14 Ld SBDIP	CDIP2-T14
5962F9565101VXC	ACS08KMSR	-55 to 125	14 Ld Flatpack	CDFP4-F14
ACS08K/SAMPLE	ACS08K/SAMPLE	25	14 Ld Flatpack	CDFP4-F14
5962F9565101V9A	ACS08HMSR	25	Die	N/A

Pinouts



B1 2 13 B4 Y1 3 12 A4 A2 4 11 Y4 B2 5 10 B3 Y2 6 9 A3 GND 7 8 Y3	A1 1	0	14 V _{CC}
A2 4 11 Y4 B2 5 10 B3 Y2 6 9 A3	B1 2		13 B4
B2 5 10 B3 Y2 6 9 A3	Y1 3		12 A4
Y2 6 9 A3	A2 4		11 Y4
	B2 5		10 B3
	Y2 6		9 A3
	GND 7		8 Y3

ACS08 (FLATPACK) TOP VIEW





Die Characteristics

DIE DIMENSIONS:

Size: 2390μm x 2390μm (94 mils x 94 mils) Thickness: 525μm ±25μm (20.6 mils ±1 mil) Bond Pad: 110μm x 110μm (4.3 mils x 4.3 mils)

METALLIZATION: AI

Metal 1 Thickness: $0.7\mu m \pm 0.1\mu m$ Metal 2 Thickness: $1.0\mu m \pm 0.1\mu m$

SUBSTRATE POTENTIAL:

Unbiased Insulator

Metallization Mask Layout

PASSIVATION

Type: Phosphorous Silicon Glass (PSG) Thickness: $1.30\mu m \pm 0.15\mu m$

SPECIAL INSTRUCTIONS:

Bond V_{CC} First

ADDITIONAL INFORMATION:

Worst Case Density: <2.0 x 10⁵ A/cm² Transistor Count: 176



© Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

