

6-OUTPUT LOW-POWER DIFFERENTIAL SYNTHESIZER FOR PCIE GEN1/2/3

9FGL639

Description

The 9FGL639 is a 6-output low-power clock sythesizer for PCIe Gen1/2/3. It runs from a 25MHz XTAL, provides spread spectrum capability, and has an SMBus for software control of the device.

Recommended Application

6 - Output Low-Power Differential Synthesizer for PCIe Gen1/2/3

Output Features

 6 - Differential low power push pull HCSL-compatible (LP-HCSL) output pairs


Features/Benefits

- 32-pin QFN; Space-savings
- LP-HCSL outputs/Low power consumption, reduced component count
- PCIe Gen1/2/3 /Supports latest systems
- Spread Spectrum Capability; reduced EMI when needed
- D2/D3 SMBus Write/Read SMBus address


Key Specifications

- Cycle-to-cycle jitter <50ps
- Output-to-output skew <100 ps
- Current consumption < 50mA
- PCIe Gen2 phase jitter <3.0ps RMS
- PCIe Gen3 phase jitter <1.0ps RMS

Block Diagram







Power Management

OE# (SMBUS)	Differential Outputs
1	DIF/DIF# = running
0	DIF/DIF# = Low/Low



How to Write

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

	Index Block Write Operation							
Controll	er (Host)		IDT (Slave/Receiver)					
Т	starT bit							
Slave A	Address							
WR	WRite							
			ACK					
Beginning	g Byte = N							
			ACK					
Data Byte	Count = X							
			ACK					
Beginnir	ng Byte N							
			ACK					
0		\times						
0		X Byte	0					
0		.e	0					
			0					
Byte N	+ X - 1							
			ACK					
Р	stoP bit							

Read Address	Write Address
D2 _(H)	D3 _(H)

How to Read

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	Read O	peration
Cor	troller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		<u>e</u>	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: Device Control Register, READ/WRITE ADDRESS (D2/D3)

Byt	te 0	Pin #	Name	Name Control Function Type 0 1				Default
Bit 7	-			Reserved				0
Bit 6	-			Reserved				
Bit 5			Spre	Spread Enable RW Off -0.50%			-0.50%	1
Bit 4	-			Reserved				0
Bit 3	-			Reserved				0
Bit 2	-			Reserved				0
Bit 1	-		Р				0	
Bit 0	-	•		Reserv	ed			0

SMBus Table: Output Enable Register

<u> </u>	antici o artpart	Enable Regioter						
Byte	1 Pin#	Name	Control Function	Type	0	1	Default	
Bit 7	-		Reserved					
Bit 6	-	DIF_0 EN	Output Enable	RW	Disable	Enable	1	
Bit 5	-		Reserved					
Bit 4	-		Reserv	ed			0	
Bit 3	-	DIF_1 EN	Output Enable	RW	Disable	Enable	1	
Bit 2	-		Reserved					
Bit 1	-		Reserved					
Bit 0	-		Reserv	ed			0	

SMBus Table: Reserved Register

OIIIDao	I abic. Itesci	vou riogioloi						
Byte	e 2 Pin#	Name	Control Function	Type	0	1	Default	
Bit 7	-		Reserv	ed			0	
Bit 6	-		Reserved					
Bit 5	-		Reserved					
Bit 4	-		Reserv	ed			0	
Bit 3	-		Reserv	ed			0	
Bit 2	-		Reserved					
Bit 1	-		Reserved					
Bit 0	-		Reserv	ed			0	

SMBus Table: Output Enable Register

Byt	e 3	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		-	DIF_5 EN	Output Enable	RW	Disable	Enable	1
Bit 6	,	-	DIF_4 EN	Output Enable	RW	Disable	Enable	1
Bit 5		-		Reserved				
Bit 4		-		Reserv	ed			0
Bit 3		-		Reserv	ed			0
Bit 2		-		Reserved				
Bit 1		-		Reserved				
Bit 0		-		Reserv	ed			0



SMBus Table: Reserved Register

Byt	e 4	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7		-		Reserved					
Bit 6		-		Reserved					
Bit 5		-		Reserved					
Bit 4		-		Reserved					
Bit 3		-		Reserved					
Bit 2		-		Reserved					
Bit 1		-	Reserved					0	
Bit 0		-		Reserv	ed			0	

SMBus Table: Output amplitude adjustment

Byt	te 5	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		-	DIF 5/6 AMP	Amplitude adjustment	RW		00=700mV 01=800mV	
Bit 6		-	DII _5/0 AIVII	Amplitude adjustifient	RW	10=900mV 11=1000mV		1
Bit 5		-	DIF 1/2/3 AMP	Amplitude adjustment	RW		00=700mV 01=800mV 10=900mV 11=1000mV	
Bit 4		-	DII _172/3 AWII	Amplitude adjustment	RW			
Bit 3		-		Reserve	ed			0
Bit 2		-		Reserve	ed			0
Bit 1		-	DIF 0 AMP	Amplitude adjustment	RW		00mV 00mV	0
Bit 0		-	Dii _o Alviii	Amplitude adjustiment	RW		10=900mV 11=1000mV	

SMBus Table: Reserved Register

Byt	:e 6	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7	-			Reserved					
Bit 6	-			Reserved					
Bit 5	-			Reserved					
Bit 4	-			Reserved					
Bit 3	-			Reserved					
Bit 2	-			Reserved					
Bit 1	-		Reserved					0	
Bit 0	-			Reserve	ed			0	

SMBus Table: Vendor & Revision ID Register

Byt	e 7 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3		R	-	-	0
Bit 6	-	RID2	REVISION ID	R	-	-	0
Bit 5	-	RID1		R	-	-	0
Bit 4	-	RID0		R	-	-	0
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	ı	VID1	VENDORID	R	-	-	0
Bit 0	-	VID0		R	-	-	1



SMBus Table: Reserved Register

Byt	e 8	Pin #	Name	Control Function	Type	0	1	Default		
Bit 7				Reserved						
Bit 6				Reserved						
Bit 5				Reserved						
Bit 4				Reserved						
Bit 3				Reserved						
Bit 2				Reserved						
Bit 1				Reserved						
Bit 0				Reserve	ed			1		

SMBus Table: Output Enable Register

Byt	te 9	Pin #	Name Control Function		Type	0	1	Default	
Bit 7				Reserved					
Bit 6	-		DIF_3 EN	Output Enable	RW	Disable	Enable	1	
Bit 5	- DIF_2 EN		DIF_2 EN	Output Enable	RW	Disable	Enable	1	
Bit 4				Reserved					
Bit 3				Reserv	ed			0	
Bit 2				Reserved					
Bit 1			Reserved						
Bit 0				Reserv	ed			0	



T_A = T_{COM}: Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1	3	4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on		5	20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	914	850	mV	1
Voltage Low	VLow	averaging on)		-8	150] "" [1
Max Voltage	Vmax	Measurement on single ended signal using		937	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	Р	-42] ""	1
Vswing	Vswing	Scope averaging off	300			mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	300	510	550	mV	1, 5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		18	140	mV	1, 6

¹ Guaranteed by design and characterization, not 100% tested in production. $C_L = 2pF$ with $R_S = 33Ω$ for Zo = 50Ω (100Ω differential trace impedance).

Electrical Characteristics-Current Consumption

 $TA = T_{COM}$: Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DD3.3}	VDD, All outputs active @100MHz		41	50	mA	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Output Duty Cycle, Jitter, and Skew Characteristics

TA = T_{COM}; Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50.3	55	%	1
Skew, Output to Output	t _{sk3}	V _T = 50%		29	100	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	PLL mode		29	50	ps	1,3

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate of Clock / falling edge rate of Clock#. It is measured in a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope uses for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V cross delta to be smaller than V cross abs.

³ Measured from differential waveform




TA = T_{COM}: Supply Voltage VDD = 3.3 V +/-5%, See Test Loads for loading conditions

PARAMETER	SYMBOL	OL CONDITIONS		TYP	MAX	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		29.4	86	ps (p-p)	1,2,3,6
		PCIe Gen 2 Lo Band		1.4	3	ps	1,2,6
		10kHz < f < 1.5MHz		1.4	3	(rms)	1,2,0
Phase Jitter, PCI Express	^T jphPCleG2	PCIe Gen 2 High Band		1.8	3.1	ps	1,2,6
Thase officer, I of Express		1.5MHz < f < Nyquist (50MHz)		1.0	0.1	(rms)	1,2,0
		PCIe Gen 3				200	1015
	t _{iphPCleG3}	(PLL BW of 2MHz-4MHz or 2MHz-5MHz,		0.45	1	ps (maga)	1,2,4,5,
		CDR = 10MHz)				(rms)	6

¹ Guaranteed by design and characterization, not 100% tested in production.

⁶ Applies to all differential outputs



² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.



Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	θ_{JA}	Still air		34		° C/W
Ambient	θ_{JA}	1 m/s air flow		29		° C/W
	θ_{JA}	3 m/s air flow		27		° C/W
Thermal Resistance Junction to Case	θ _{JC}			32		° C/W


Marking Diagram



Notes:

- 1. Line 2: truncated part number
- 2. "L" denotes RoHS compliant package.
- 3. 'YYWW' is the last two digits of the year and week that the part was assembled.
- 4. 'COO' denotes country of origin.
- 5. 'LOT' deontes lot number.





	Millim	neters	
Symbol	Min	Max	
Α	0.8	1.0	
A1	0	0.05	
A3	0.20 Re	ference	
b	0.18	0.3	
е	0.50 BASIC		
D x E BASIC	5.00 >	₹ 5.00	
D2 MIN./MAX.	3.00	3.30	
E2 MIN./MAX.	3.00	3.30	
L MIN./MAX.	0.30	0.50	
N	32		
N_D	8	3	
N _E	8	3	

Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
9FGL639AKLF	see page 11	Trays	32-pin MLF	0 to +70° C
9FGL639AKLFT		Tape and Reel	32-pin MLF	0 to +70° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).



Rev.	Issue Date	WHO	Description	Page #
0.1	09/26/11	RDW	Initial Release	-
А	06/13/12	RDW	 Updated Gen-des and data sheet titles Updated electrical tables with characterization data Changed all references of PCIe to PCIe Gen1/2/3. Added LP-HCSL nomenclature Move to final and post to web. 	Various

