RENESAS

ICS951702 Advance Information

PIII[™] System Clock Chip for DDR SDRAM

Recommended Application:

1644 and 1644T applications using DDR

Output Features:

- 7 Differential pairs DDR SDRAM clocks
- 3 CPU @ 2.5V (1 Free running)
- 8 PCI @ 3.3V (1 Free running and 1 2 X optional)
- 2 AGP @ 3.3V
- 1 IOAPIC @ 2.5V
- 1 48MHz, @3.3V
- 1 REF @ 3.3V

Features:

- Up to 147MHz frequency support
- Power management through PD#
- Spread spectrum for EMI control (0 to -0.5% down spread, ± 0.25% center spread).
- Uses external 14.318MHz crystal

PLL2

t

XTAL

OSC

PLL1

Spread Spectrum

Control

Logic

Config.

Reg.

CPU DIVDEF


SDRAM DIVDEF

PCI DIVDER

Skew Specifications:

- CPU CPU: <250ps
- PCI PCI: <500ps
- SDRAM SDRAM: <250ps
- AGP AGP: <250ps
- PCI AGP: <750ps
- CPU SDRAM: <750ps
- CPU PCI: <3ns

Pin Configuration




56-Pin 240 mil TSSOP

Notes:

- Internal Pull-up Resistor of 120K to VDD
- ** Internal Pull-down of 120K to GND
- 1. PCICLK6 is selectable 2X via I²C

Functionality

FS3	FS2	FS1	FS0	CPU	SDRAM
0	0	0	0	66.66	66.66
0	0	0	1	66.66	100.00
0	0	1	0	100.00	66.66
0	0	1	1	100.00	100.00
0	1	0	0	100.00	133.33
0	1	0	1	133.33	66.66
0	1	1	0	133.33	100.00
0	1	1	1	133.33	133.33
1	0	0	0	66.66	66.66
1	0	0	1	66.66	100.00
1	0	1	0	100.00	66.66
1	0	1	1	100.00	100.00
1	1	0	0	100.00	133.33
1	1	0	1	133.33	66.66
1	1	1	0	133.33	100.00
1	1	1	1	133.33	133.33



0664—07/29/02

Vtt PWRGD/PD#

MODE

SDATA SCLK

FS (3:0)

ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals. ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners. ©2019 Renesas Electronics Corporation.

48MHz

REF0

IOAPIC

CPUCLK (1:0)

CPUCLK_F

 $> \frac{1}{1}$ DDRC (6:0) $> \frac{1}{2}$ DDRT (6:0)

+/- PCICLK (6:0)

PCICLK F

🖌 AGP (1:0)

Block Diagram

X1

X2

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 36, 43, 48, 56	VDDL	PWR	Power supply pins, nominal 2.5V
2	IOAPIC	OUT	2.5V clock outputs
3, 11, 16, 21, 29, 37, 42, 49, 52	GND	PWR	Ground pins
4	X1	IN	Crystal input, nominally 14.318MHz.
5	X2	OUT	Crystal output, nominally 14.318MHz.
6	AVDD	PWR	Analog power supply for 3.3V
7	FS0 ^{2, 3}	IN	Frequency select pin.
'	REF0	OUT	14.318 MHz reference clock.
8, 17, 22, 27	VDD	PWR	Power supply pins, nominal 3.3V
9	FS1 ^{2,3}	IN	Frequency select pin.
9	AGP0	OUT	AGP outputs defined as 2X PCI.
10	AGP1	OUT	AGP output defined as 2X PCI.
12	PCICLK_F	OUT	Free running PCI clock
12	FS2 ^{1, 2}	IN	Frequency select pin.
20, 19, 18, 15, 14, 13	PCICLK (5:0)	OUT	PCI clock outputs.
23	PCICLK6	OUT	PCI clock output (selectable 1X or 2X via I ² C)
24	PCI_STOP#	IN	Stops all PCICLKs at logic 0 level, when input low besides the PCICLK_F clocks which are controllable by I ² C bits whether they are free running or stopped by PCI_STOP.
25	CPU_STOP#	IN	Stops all CPUCLKs at logic 0 level, when input low. The individual CPU clocks are controllable by I ² C bits whether they are free running or stopped by CPU_STOP.
26	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.
20	Vtt_PWRGD	IN	This pin acts as a dual function input pin for Vtt_PWRGD and PD# signal. When Vtt_PWRGD goes high the frequency select will be latched at power on thereafter the pin is an asynchronous active low power down pin.
28	FS3 ^{2, 3}	IN	Frequency select pin
20	48MHz	OUT	48MHz output clock
30	SDATA	I/O	Data pin for I ² C circuitry 5V tolerant
31	SCLK	. IN	Clock pin of I ² C circuitry 5V tolerant
33, 35, 39, 41, 45, 47, 51	DDRT (6:0)	OUT	"True" clocks of differential pair DDR SDRAM outputs - 2.5V
32, 34, 38, 40, 44, 46, 50	DDRC (6:0)	OUT	"Complementry" clocks of differential pair DDR SDRAM outputs - 2.5V
53, 54	CPUCLK (1:0)	OUT	2.5V CPU clocks
55	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#.

Notes:

1:

Internal Pull-up Resistor of 120K to 3.3V on indicated inputs Internal pull-down resistor of 120K to GND on indicated inputs. 2:

3: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

General Description

The ICS951702 is a main clock synthesizer chip for PIII based systems with ALI 1644 style chipset. This provides all

clocks required for such a system. Spread spectrum may be enabled through I²C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The **ICS951702** employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. Serial programming I²C interface allows changing functions, stop clock programming and frequency selection.

Mode Pin - Power Management Input Control

STATE	Pin 24	Pin 25	Pin 26
0	PCI_STOP# (Input)	CPU_STOP# (Input)	PD# (Input)
1	PCICLK4 (Output, Active)	CPUCLKs (Output, Active)	Active

Power Groups

AVDD = PLL Core & Xtal VDD48 = 48MHz, PLL2VDDL, VDD = Digital

Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = 0)

Bit							Descript	ion			PWD
	Bit2	FS3 Bit7	FS2 Bit6	FS1 Bit5	FS0 Bit4	CPUCLK (MHz)	SDRAM (MHz)	PCICLK (MHz)	AGP (MHz)	Spread Precentage	
		0	66.66	66.66	33.33	66.66	+/- 0.25% Center Spread				
	0	0	0	0	1	66.66	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	1	0	100.00	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	0	1	1	100.00	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	0	100.00	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	0	1	133.33	66.66	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	0	133.33	100.00	33.33	66.66	+/- 0.25% Center Spread	
	0	0	1	1	1	133.33	133.33	33.33	66.66	+/- 0.25% Center Spread	
	0	1	0	0	0	66.66	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	0	1	66.66	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	0	100.00	66.66	33.33	66.66	0 to -0.5% Down Spread	
	0	1	0	1	1	100.00	100.00	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	0	100.00	133.33	33.33	66.66	0 to -0.5% Down Spread	
	0	1	1	0	1	133.33	66.66	33.33	66.66	0 to -0.5% Down Spread	
Bit 2,	0	1	1	1	0	133.33	100.00	33.33	66.66	0 to -0.5% Down Spread	00000
Bit 7:4	0	1	1	1	1	133.33	133.33	33.33	66.66	0 to -0.5% Down Spread	Note1
	1	0	0	0	0	69.99	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	0	1	69.99	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	0	105.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	0	1	1	105.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	0	105.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	0	1	140.00	69.99	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	0	140.00	105.00	35.00	69.99	+/- 0.25% Center Spread	
	1	0	1	1	1	140.00	140.00	35.00	69.99	+/- 0.25% Center Spread	
	1	1	0	0	0	73.33	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	0	1	73.33	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	0	110.00	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	0	1	1	110.00	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	0	110.00	146.66	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	0	1	146.66	73.33	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	0	146.66	110.00	36.66	73.33	+/- 0.25% Center Spread	
	1	1	1	1	1	146.66	146.66	36.66	73.33	+/- 0.25% Center Spread	
Bit 3	0 - Frequency is selected by hardware select, Latched Inputs 1 - Frequency is selected by Bit 2, 7:4							0			
Bit 1	0 - No 1 - Sp	ormal pread S	Spectru	um Ena	abled						0
Bit 0	0 - Ru 1- Tris	unning state al	l outp	uts							0

Note1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3. The I²C readback of the power up default indicates the revision ID in bits 2, 7:4 as shown.

Byte 1: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	FS3#
Bit 6	10	1	AGP1
Bit 5	9	1	AGP0
Bit 4	28	1	48MHz
Bit 3	2	1	IOAPIC
Bit 2	55	1	CPUCLK_F
Bit 1	54	1	CPUCLK0
Bit 0	53	1	CPUCLK1

Byte 3: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	FS0#
Bit 6	-	Х	FS1#
Bit 5	-	Х	FS2#
Bit 4	12	1	PCICLK_F
Bit 3	-	1	Reserved
Bit 2	39, 38	1	SDRAMT3, SDRAMC3
Bit 1	35, 34	1	SDRAMT4, SDRAMC4
Bit 0	33, 32	1	SDRAMT5, SDRAMC5

Byte 5: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.
 0664-07/29/02

Byte 2: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	13	1	PCICLK0
Bit 6	14	1	PCICLK1
Bit 5	15	1	PCICLK2
Bit 4	18	1	PCICLK3
Bit 3	19	1	PCICLK4
Bit 2	51, 50	1	SDRAMT0, SDRAMC0
Bit 1	47, 46	1	SDRAMT1, SDRAMC1
Bit 0	45, 44	1	SDRAMT2, SDRAMC2

Byte 4: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	20	1	PCICLK5
Bit 5	23	1	PCICLK6
Bit 4	23	1	PCICLK6; 1=1X, 0=2X
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	33, 32	1	SDRAMT6, SDRAMC6

Byte 6: Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	0	Reserved
Bit 6	-	0	Reserved
Bit 5	-	0	Reserved
Bit 4	-	0	Reserved
Bit 3	-	0	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

Note: Don't write into this register, writing into this register can cause malfunction

Absolute Maximum Ratings

Supply Voltage	5.5 V
Logic Inputs	GND -0.5 V to V _{DD} $+0.5$ V
Ambient Operating Temperature	0°C to +70°C
Case Temperature	115°C
Storage Temperature	–65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters $T_A = 0 - 70^{\circ}$ C; Supply Voltage $V_{DD = 3.3V}$, $V_{DDL} = 2.5$ V +/-5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP)	MAX	UNITS
Input High Voltage	V _{IH}		2		V _{DD} +0.3	V
Input Low Voltage	V _{IL}		V _{SS} -0.3	0	0.8	V
Input High Current	Ц _Н у	$V_{IN} = V_{DD}$	2		5	mA
Input Low Current	I _{IL1} (V _{IN} = 0 V; Inputs with no pull-up resistors	-5			mA
Input Low Current	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			mA
Operating	IDD3.30P66	C _L = 0 pF; Select @ 66MHz			77	mA
Supply Current	IDD3.30P100	C _L = 0 pF; Select @ 100MHz			100	mA
Input frequency	' \VFi	V _{DD} = 3.3 V;	12		16	MHz
Input Capacitance ¹	CIN	Logic Inputs			5	рF
	CINX	X1 & X2 pins	27	2	45	pF
Clk Stabilization ¹	T _{STAB}	From V _{DD} = 3.3 V to 1% target Freq.	2	<u>(O)</u>	3	ms

Electrical Characteristics - CPUCLK

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 20$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH2B}	I _{OH} = -12.0 mA	2		$\langle \rangle \rangle$	V
Output Low Voltage	V _{OL2B}	I _{OL} = 12 mA		0	0.4	V
Output High Current	I _{OH2B}	V _{OH} = 1.7 V	2	((<	-19	mA
Output Low Current	I _{OL2B}	V _{OL} = 0.7 V	19 <	11	Ŋ	mA
Rise Time	t _{r2B} 1	V _{OL} = 0.4 V, V _{OH} = 2.0 V	5	27	1.6	ns
Fall Time	t _{f2B} 1	V _{OH} = 2.0 V, V _{OL} = 0.4 V	2	5	1.6	ns
Duty Cycle	d _{t2B} ¹	V _T = 1.25 V	45	>	55	%
Skew	t _{sk2B} ¹	V _T = 1.25 V	V		250	ps
Jitter, Cycle-to-cycle	t _{jcyc-cyc2B} ¹	V _T = 1.25 V	\sim		250	ps
Jitter, One Sigma	t _{j1s2B} 1	V _T = 1.25 V			150	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 30$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH1}	I _{он} = -11 mA	2.4			V
Output Low Voltage	V _{OL1}	I _{OL} = 9.4 mA			0.4	V
Output High Current	I _{OH1}	V _{OH} = 2.0 V			-22	mA
Output Low Current	/lal ~	V _{OL} = 0.8 V	25			mA
Rise Time ¹	(MA)	V _{OL} = 0.4 V, V _{OH} = 2.4 V			2	ns
Fall Time ¹	t _{f1}	V _{OH} = 2.4 V, V _{OL} = 0.4 V			2	ns
Duty Cycle ¹)d _{t1}	V _T = 1.5 V	45		55	%
Skew ¹	t _{sk1}	V _T = 1.5 V			500	ps
Jitter, Cycle-to-cycle	t _{jcyc-cyc2B} ¹	V _T = 1.5 V			250	ps
Jitter, One Sigma ¹	t _{j1s1}	V _T = 1.5 V			150	ps
Jitter, Absolute ¹	t _{jabs1}	V _T = 1.5 V	-500		500	ps

Electrical Characteristics - SDRAMT & C

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 20$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH2B}	I _{OH} = -12.0 mA	2	1	$\langle \mathcal{D} \rangle$.	V
Output Low Voltage	V _{OL2B}	I _{OL} = 12 mA		\sim	0.4	V
Output High Current	I _{OH2B}	V _{OH} = 1.7 V		(CA)	-19	mA
Output Low Current	I _{OL2B}	V _{OL} = 0.7 V	19			mA
Rise Time	t _{r2B} 1	V _{OL} = 0.4 V, V _{OH} = 2.0 V	C	5	1.6	ns
Fall Time	t _{f2B} 1	V _{OH} = 2.0 V, V _{OL} = 0.4 V	11		1.6	ns
Duty Cycle	d _{t2B} ¹	V _T = 1.25 V	47		53	%
Skew	t _{sk2B} 1	V _T = 1.25 V	S		250	ps
Jitter, Cycle-to-cycle	t _{jcyc-cyc2B} 1	V _T = 1.25 V	2		250	ps
Jitter, One Sigma	t _{j1s2B} 1	V _T = 1.25 V			150	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 20$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH4B}	I _{он} = -12 mA	2			V
Output Low Voltage	V _{OL4B}	I _{OL} = 12 mA			0.4	V
Output High Current	I _{OH4B}	V _{OH} = 1.7 V			-19	mA
Output Low Current	I _{OL4B}	$V_{OL} = 0.7 V$ (C)	19			mA
Rise Time ¹	T_{r4B}	V _{OL} = 0.4 V, V _{OH} = 2.0 V	-		2	ns
Fall Time ¹	T _{f4B}	V _{OH} = 2.0 V, V _{OL} = 0.4 V		C	2	ns
Duty Cycle ¹	D _{t4B}	V _T = 1.25 V	45		55	%
Jitter, One Sigma ¹	T _{j1s4B}	V _T = 1.25 V			0.5	ns
Jitter, Absolute ¹	T _{jabs4B}	V _T = 1.25 V	-1		1	ns

Electrical Characteristics - 24MHz, 48MHz, REF

 $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 20$ pF (unless otherwise stated)

<u>, </u>			-		and the second	1
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH5}	I _{OH} = -16 mA	2.4	212	25	V
Output Low Voltage	V _{OL5}	I _{OL} = 9 mA	1	12	0.4	V
Output High Current	I _{OH5}	V _{OH} = 2.0 V	1		-22	mA
Output Low Current	I _{OL5}	V _{OL} = 0.8 V	16	2		mA
Rise Time ¹	t _{r5}	V _{OL} = 0.4 V, V _{OH} = 2.4 V	J.		2	ns
Fall Time ¹	t _{f5}	V _{OH} = 2.4 V, V _{OL} = 0.4 V	Sr.	ļ	2	ns
Duty Cycle ¹	d _{t5}	V _T = 1.5 V	45		55	%
Jitter, One Sigma ¹	t _{j1s5}	V _T = 1,5 V			0.5	ns
Jitter, Absolute ¹	t _{jabs5}	V _T = 1.5 V	-1		1	ns

General I²C serial interface information

The information in this section assumes familiarity with I^2C programming. For more information, contact ICS for an I^2C programming application note.

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 6
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:							
Controller (Host) ICS (Slave/Receiver							
Start Bit							
Address							
D2 _(H)							
	АСК						
Dummy Command Code							
1	ACK						
Dummy Byte Count							
	ACK						
Byte 0							
	ACK						
Byte 1							
	ACK						
Byte 2							
-	ACK						
Byte 3							
	ACK						
Byte 4							
	ACK						
Byte 5	1.0%						
Dute C	ACK						
Byte 6	ACK						
Buto 7	ACK						
Byte 7	ACK						
Stop Bit	ACK						
Stop Bit							

Notes:

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator I²C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.

0664-07/29/02

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will *acknowledge*
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 7
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:				
Controller (Host)	ICS (Slave/Receiver)			
Start Bit				
Address				
D3 _(H)				
	ACK			
	Byte Count			
ACK				
	Byte 0			
ACK				
	Byte 1			
ACK				
	Byte 2			
ACK				
	Byte 3			
ACK				
	Byte 4			
ACK				
	Byte 5			
ACK				
	Byte 6			
ACK				
	Byte 7			
Stop Bit				

Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS9248-174 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



	(240 mil) (20 mil)						
	In Millir		In Inches				
SYMBOL	COMMON DI	MENSIONS	COMMON DIMENSIONS				
	MIN	MAX	MIN	MAX			
А		1.20		.047			
A1	0.05	0.15	.002	.006			
A2	0.80	1.05	.032	.041			
b	0.17	0.27	.007	.011			
С	0.09	0.20	.0035	.008			
D	SEE VAR	IATIONS	SEE VARIATIONS				
E	8.10 BASIC		0.319 8	BASIC			
E1	6.00	6.20	.236	.244			
е	0.50 BASIC		0.020 8	BASIC			
L	0.45	0.75	.018	.030			
Ν	SEE VARIATIONS		SEE VARIATIONS				
α	0°	8°	0°	8°			
aaa		0.10		.004			

6.10 mm. Body, 0.50 mm. Pitch TSSOP


VARIATIONS

N	D mm.		D (ir	nch)		
IN I	MIN	MAX	MIN	MAX		
56	13.90	14.10	.547	.555		

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.