

Programmable Timing Control Hub™ for PII/III™

Recommended Application:

810/810E/815 and 815 B-Step type chipset

Output Features:

- 2 CPUs @ 2.5V
- 13 SDRAM @ 3.3V
- 3 3V66 @ 3.3V
- 8 PCI @3.3V
- 1 24/48MHz@ 3.3V
- 1 48MHz @ 3.3V fixed
- 1 REF @3.3V, 14.318MHz


Features/Benefits:

- Programmable output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I²C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.

Key Specifications:

- CPU Output Jitter: <250ps
- IOAPIC Output Jitter: <500ps
- 48MHz, 3V66, PCI Output Jitter: <500ps
- Ref Output Jitter. <1000ps
- CPU Output Skew: <175ps
- PCI Output Skew: <500ps
- 3V66 Output Skew <175ps
- For group skew timing, please refer to the Group Timing Relationship Table.


Pin Configuration



56-Pin 300-mil SSOP

- 1. These pins will have 1.5 to 2X drive strength.
- Internal Pull-up resistor of 120K to VDD

Block Diagram





General Description

The ICS950508 is a single chip clock solution for desktop designs using the 810/810E, 815 and 815 B-Step style chipset. It provides all necessary clock signals for such a system.

The ICS950508 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). ICS is the first to introduce a whole product line which offers full programmability and flexibility on a single clock device. This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I²C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. TCH also incorporates ICS's Watchdog Timer technology and a reset feature to provide a safe setting under unstable system conditions. M/N control can configure output frequency with resolution up to 0.1MHz increment. With all these programmable features ICS's, TCH makes mother board testing, tuning and improvement very simple.

Pin Description

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 9, 10, 18, 25, 32, 33, 37, 45	VDD	PWR	3.3V power supply
2	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2
3	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (33pF)
4, 5, 14, 21, 28, 29, 36, 41, 49	GND	PWR	Ground pins for 3.3V supply
8, 7, 6	3V66 (2:0)	OUT	3.3V Fixed 66MHz clock outputs for HUB
11	PCICLK0 ¹	OUT	3.3V PCI clock output, with Synchronous CPUCLKs
11	FS0	IN	Logic input frequency select bit. Input latched at power on.
10	PCICLK1 ¹	OUT	3.3V PCI clock output, with Synchronous CPUCLKs
12	FS1	IN	Logic input frequency select bit. Input latched at power on.
10	SEL_24_48#	IN	Logic input to select output.
13	PCICLK2 ¹	OUT	3.3V PCI clock output, with Synchronous CPUCLKs
20, 19, 17, 16, 15	PCICLK (7:3)	OUT	3.3V PCI clock outputs, with Synchronous CPUCLKs
	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.
22	Vtt_PWRGD	IN	This pin acts as a dual function input pin for Vtt_PWRGD and PD# signal. When Vtt_PWRGD goes high the frequency select will be latched at power on; thereafter the pin is an asynchronous active low power down pin.
23	SCLK	IN	Clock pin for I ² C circuitry 5V tolerant
24	SDATA	I/O	Data pin for I ² C circuitry 5V tolerant
34	FS3	IN	Logic input frequency select bit. Input latched at power on.
	48MHz	OUT	3.3V Fixed 48MHz clock output for USB
35	FS2	IN	Logic input frequency select bit. Input latched at power on.
35	24_48MHz	OUT	3.3V 24_48MHz output, selectable through pin 13, default is 24MHz.
38	SDRAM_F	OUT	3.3V SDRAM output can be turned off through I2C
48, 46, 47, 44, 43, 42, 40, 39, 31, 30, 27, 26	SDRAM (11:0)	OUT	3.3V output. All SDRAM outputs can be turned off through I ² C
50	GNDL	PWR	Ground for 2.5V power supply for CPU & APIC
51, 52	CPUCLK (1:0)	OUT	2.5V Host bus clock output. Output frequency derived from FS pins.
53, 55	VDDL	PWR	2.5V power suypply for CPU, IOAPIC
54	IOAPIC	OUT	2.5V clock outputs running at 16.67MHz.
56	FS4	IN	Logic input frequency select bit. Input latched at power on.
	REF0 ¹	OUT	3.3V, 14.318MHz reference clock output.



General I²C serial interface information

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

1111	GEX BIOCK W	7 I I L	e Operation
Coi	ntroller (Host)	ICS (Slave/Receiver)	
Τ	starT bit		
Slav	re Address D2 _(H)		
WR	WRite		
			ACK
Beg	inning Byte = N		
			ACK
Data	Byte Count = X		
			ACK
Begir	nning Byte N		
			ACK
	0	ţ	
	0	X Byte	0
	0	×	0
		0	
Byte	e N + X - 1		
	·		ACK
Р	stoP bit		
<u> </u>	SIUF DIL		

Index Block Write Operation

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- · Controllor (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

In	Index Block Read Operation						
Cor	troller (Host)	IC	S (Slave/Receiver)				
Τ	starT bit						
Slave	e Address D2 _(H)						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
Slave	e Address D3 _(H)						
RD	ReaD						
		ACK					
		Data Byte Count = X					
	ACK						
		Į l	Beginning Byte N				
	ACK						
		ţe	0				
	0	X Byte	0				
	0	×	0				
	0						
	T		Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

^{*}See notes on the following page.



Byte 0: Functionality and frequency select register (Default=0)

Bit	Description										PWD
	Bit2 FS4	Bit7 FS3	Bit6 FS2	Bit5 FS1	Bit4 FS0	CPUCLK MHz	SDRAM MHz	3V66 MHz	PCICLK MHz	IOAPIC MHz	
	0	0	0	0	0	66.43	99.65	66.43	33.21	16.61	
	0	0	0	0	1	60.00	90.00	60.00	30.00	15.00	
	0	0	0	1	0	66.80	100.20	66.80	33.40	16.70	
	0	0	0	1	1	68.33	102.50	68.33	34.17	17.08	
	0	0	1	0	0	70.00	105.00	70.00	35.00	17.50	
	0	0	1	0	1	75.00	112.50	75.00	37.50	18.75	
	0	0	1	1	0	80.00	120.00	80.00	40.00	20.00	
	0	0	1	1	1	83.00	124.50	83.00	41.50	20.75	
	0	1	0	0	0	99.65	99.65	66.43	33.21	16.61	
	0	1	0	0	1	90.00	90.00	60.00	30.00	15.00	
	0	1	0	1	0	100.23	100.23	66.84	33.41	16.70	
	0	1	0	1	1	103.00	103.00	68.67	34.33	17.17	
	0	1	1	0	0	105.00	105.00	70.00	35.00	17.50	
	0	1	1	0	1	110.00	110.00	73.33	36.67	18.33	
Bit	0	1	1	1	0	115.00	115.00	76.67	38.33	19.17	Note 1
(2,7:4)	0	1	1	1	1	200.00	200.00	133.33	66.66	33.33	
	1	0	0	0	0	132.86	132.86	66.43	33.21	16.61	
	1	0	0	0	1	166.67	166.67	83.34	41.67	20.83	
	1	0	0	1	0	133.64	133.64	66.82	33.41	16.70	
	1	0	0	1	1	137.00	137.00	68.50	34.25	17.13	
	1	0	1	0	0	140.00	140.00	70.00	35.00	17.50	
	1	0	1	0	1	145.00	145.00	72.50	36.25	18.13	
	1	0	1	1	0	150.00	150.00	75.00	37.50	18.75	
	1	0	1	1	1	160.00	160.00	80.00	40.00	20.00	
	1	1	0	0	0	132.86	99.65	66.93	33.21	16.61	
	1	1	0	0	1	166.67	125.00	83.34	41.67	20.83	
	1	1	0	1	0	133.64	100.23	66.82	33.41	16.7	
	1	1	0	1	1	137.00	102.75	68.50	34.25	17.13	
	1	1	1	0	0	140.00	105.00	70.00	35.00	17.50	
	1	1	1	0	1	145.00	108.75	72.50	36.25	18.13	
	1	1	1	1	0	150.00	112.50	75.00	37.50	18.75	
	1	1	1						40.00	20.00	
Bit 3	1- Fr	equen				ardware s Bit 2,7:4	elect, latc	hed input	S		0
Bit 1	0- No 1- Sp		spectr	um er	nable :	± 0.35% C	enter Spre	ead			1
Bit 0		unning state		puts							0

Notes:

1. Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



Byte 1: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description			
Bit 7	-	X	Readback FS3#			
Bit 6	-	X	Readback FS0#			
Bit 5	-	X	Readback FS2#			
Bit 4	35	1	24MHz			
Bit 3	-	1	(Reserved)			
Bit 2	34	1	48MHz			
Bit 1	-	1	(Reserved)			
Bit 0	38	1	SDRAM_F			

Byte 2: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	39	1	SDRAM7
Bit 6	40	1	SDRAM6
Bit 5	42	1	SDRAM5
Bit 4	43	1	SDRAM4
Bit 3	44	1	SDRAM3
Bit 2	46	1	SDRAM2
Bit 1	47	1	SDRAM1
Bit 0	48	1	SDRAM0

Byte 3: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	20	1	PCICLK7
Bit 6	19	1	PCICLK6
Bit 5	17	1	PCICLK5
Bit 4	16	1	PCICLK4
Bit 3	15	1	PCICLK3
Bit 2	13	1	PCICLK2
Bit 1	12	1	PCICLK1
Bit 0	11	1	PCICLK0

Byte 4: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	8	1	3V66_2
Bit 6	6	1	3V66_0
Bit 5	7	1	3V66_1
Bit 4	-	Х	Readback FS4#
Bit 3	54	1	IOAPIC
Bit 2	-	X	Readback FS1#
Bit 1	51	1	CPUCLK1
Bit 0	52	1	CPUCLK0



Byte 5: Output Control Register

Bit	Pin#	PWD	Description			
Bit 7	-	Χ	Readback (SEL24, 48#)#			
Bit 6	-	1	(Reserved)			
Bit 5	-	1	(Reserved)			
Bit 4	-	0	(Reserved)			
Bit 3	26	1	SDRAM11			
Bit 2	27	1	SDRAM10			
Bit 1	30	1	SDRAM9			
Bit 0	31	1	SDRAM8			

Byte 6: Vendor ID Register

Bit	Name	PWD	Description
Bit 7	-	X	(Reserved)
Bit 6	-	Х	(Reserved)
Bit 5	-	Х	(Reserved)
Bit 4	-	Х	(Reserved)
Bit 3	-	Х	(Reserved)
Bit 2	Vendor ID2	0	IOO was don'ID in OOd on in mount out in
Bit 1	Vendor ID1	0	ICS vendor ID is 001 as in number 1 in frequency timing generation.
Bit 0	Vendor ID0	1	Trequency uning generation.

Byte 7: Revision ID and Device ID Register

Bit	Name	PWD	Description
Bit 7	Revision ID2	0	
Bit 6	Revision ID1	0	
Bit 5	Revision ID0	0	Device ID and Revision ID values will be
Bit 4	Device ID4	0	based on individual device and it's revisio,
Bit 3	Device ID3	0	"01h" in this case.
Bit 2	Device ID2	0	
Bit 1	Device ID1	0	
Bit 0	Device ID0	1	

Byte 8: Byte Count Read Back Register

Bit	Name	PWD	Description
Bit 7	Byte7	0	
Bit 6	Byte6	0	
Bit 5	Byte5	0	Note: Writing to this register will configure
Bit 4	Byte4	0	byte count and how many bytes will be
Bit 3	Byte3	1	read back, default is 0F _H = 15 bytes.
Bit 2	Byte2	0	
Bit 1	Byte1	0	
Bit 0	Byte0	0	



Byte 9: Watchdog Timer Count Register

Bit	Name	PWD	Description
Bit 7	WD7	0	
Bit 6	WD6	0	The decimal representation of these 8 bits
Bit 5	WD5	0	correspond to X • 290ms the watchdog
Bit 4	WD4	1	timer will wait before it goes to alarm mode
Bit 3	WD3	0	and reset the frequency to the safe setting.
Bit 2	WD2	0	Default at power up is 16 • 290ms = 4.6
Bit 1	WD1	0	seconds.
Bit 0	WD0	0	

Byte 10: Programming Enable bit 8 Watchdog Control Register

Bit	Name	PWD	Description
Bit 7	Program Enable	0	Programming Enable bit 0 = no programming. Frequencies are selected by HW latches or Byte0 1 = enable all I ² C programing.
Bit 6	WD Enable	0	Watchdog Enable bit
Bit 5	WD Alarm	0	Watchdog Alarm Status 0 = normal 1= alarm status
Bit 4	SF4	0	
Bit 3	SF3	0	Watchdog safe frequency bits. Writing to these bits
Bit 2	SF2	0	will configure the safe frequency corrsponding to
Bit 1	SF1	0	Byte 0 Bit 2, 7:4 table
Bit 0	SF0	0	

Byte 11: VCO Frequency M Divider (Reference divider) Control Register

Bit	Name	PWD	Description
Bit 7	Ndiv 8	X	N divider bit 8
Bit 6	Mdiv 6	Х	
Bit 5	Mdiv 5	Х	
Bit 4	Mdiv 4	Х	The decimal respresentation of Mdiv (6:0)
Bit 3	Mdiv 3	Х	corresposd to the reference divider value. Default at power up is equal to the latched
Bit 2	Mdiv 2	Х	inputs selection.
Bit 1	Mdiv 1	Х	
Bit 0	Mdiv 0	X	

Byte 12: VCO Frequency N Divider (VCO divider) Control Register

Bit	Name	PWD	Description
Bit 7	Ndiv 7	Χ	
Bit 6	Ndiv 6	Х	The decimal representation of Ndiv (8:0)
Bit 5	Ndiv 5	Х	correspond to the VCO divider value.
Bit 4	Ndiv 4	Х	Default at power up is equal to the latched
Bit 3	Ndiv 3	Х	inputs selecton. Notice Ndiv 8 is located in
Bit 2	Ndiv 2	Х	Byte 11.
Bit 1	Ndiv 1	Х	
Bit 0	Ndiv 0	Х	



Byte 13: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	SS 7	Х	The Spread Spectrum (12:0) bit will
Bit 6	SS 6	X	program the spread precentage. Spread
Bit 5	SS 5	Х	precent needs to be calculated based on
Bit 4	SS 4	the VCO frequency, spreading p	the VCO frequency, spreading profile, spreading amount and spread frequency. It
Bit 3	SS 3	X	is recommended to use the ICS spread
Bit 2	SS 2	X	programming guide for spread
Bit 1	SS 1	X programming. Default power on is	programming. Default power on is latched
Bit 0	SS 0	X	FS divider.

Byte 14: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	Χ	Reserved
Bit 6	Reserved	Χ	Reserved
Bit 5	Reserved	Χ	Reserved
Bit 4	SS 12	Χ	Spread Spectrum Bit 12
Bit 3	SS 11	Χ	Spread Spectrum Bit 11
Bit 2	SS 10	Χ	Spread Spectrum Bit 10
Bit 1	SS 9	Χ	Spread Spectrum Bit 9
Bit 0	SS 8	Χ	Spread Spectrum Bit 8

Byte 15: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	SD Div 3	Х	SDRAM clock divider ratio can be
Bit 6	SD Div 2	X	configured via these 4 bits individually. For divider selection table refer to
Bit 5	SD Div 1	Х	Table 1. Default at power up is latched
Bit 4	SD Div 0	X	FS divider.
Bit 3	CPU Div 3	X	CPU clock divider ratio can be
Bit 2	CPU Div 2	Х	configured via these 4 bits individually. For divider selection table refer to
Bit 1	CPU Div 1	X	Table 1. Default at power up is latched
Bit 0	CPU Div 0	Х	FS divider.

Byte 16: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	PCI Div 3	Х	PCI clock divider ratio can be
Bit 6	PCI Div 2	Х	configured via these 4 bits individually. For divider selection table refer to
Bit 5	PCI Div 1	Х	Table 2. Default at power up is latched
Bit 4	PCI Div 0	Х	FS divider.
Bit 3	AGP Div 3	Х	AGP clock divider ratio can be
Bit 2	AGP Div 2	Х	configured via these 4 bits individually. For divider selection table refer to
Bit 1	AGP Div 1	Х	Table 1. Default at power up is latched
Bit 0	AGP Div 0	Х	FS divider.



Byte 17: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	PCI_INV	X	PCICLK Phase Inversion bit
Bit 6	3V66_INV	X	3V66 Phase Inversion bit
Bit 5	SD_INV	Х	SDRAM Phase Inversion bit
Bit 4	CPU_INV	Х	CPUCLK Phase Inversion bit
Bit 3	APIC Div 3	Х	IOAPIC clock divider ratio can be
Bit 2	APIC Div 2	Х	configured via these 4 bits individually. For
Bit 1	APIC Div 1	Х	divider selection table refer to table 2.
Bit 0	APIC Div 0	Х	Default at power up is latched FS divider.

Table 1

Div (3:2)	00	01	10	11	
Div (1:0)	00	01	10	11	
00	/2	/4	/8	/16	
01	/3	/6	/12	/24	
10	/5	/10	/20	/40	
11	/7	/14	/28	/56	

Table 2

Div (3:2)	00	01	10	11	
Div (1:0)	00	UI	10	''	
00	/4	/8	/16	/32	
01	/3	/6	/12	/24	
10	/5	/10	/20	/40	
11	/9	/18	/36	/72	

Byte 18: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	SD_Skew 0	1	These 2 bits delay the SDRAM with respect to
Bit 6	SD_Skew 1	0	CPUCLK 00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 5	Reserved	0	Reserved
Bit 4	Reserved	0	Reserved
Bit 3	CPU_Skew 1	1	These 2 bits delay the CPU clock with respect to all other clocks.
Bit 2	CPU_Skew 0	0	00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps
Bit 1	Reserved	0	Reserved
Bit 0	Reserved	0	Reserved

Byte 19: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	PCI_Skew 3	0	These 4 bits can change the 3V66 to PCI
Bit 6	PCI_Skew 2	0	skew from 1.4ns - 2.9ns. Each binary
Bit 5	PCI_Skew 1	1	increment or decrement of PCI_SKEW (3:0) will increase or decrease the delay of the PCI
Bit 4	PCI_Skew 0	0	clocks by 100ps.
Bit 3	3V66_Skew 1	1	These 2 bits delay the 3V66 with respect to CPUCLK
Bit 2	3V66_Skew 0	0	00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 1	Reserved	0	Reserved
Bit 0	Reserved	0	Reserved



Byte 20: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	0	Reserved
Bit 6	Reserved	0	Reserved
Bit 5	Reserved	0	Reserved
Bit 4	Reserved	0	Reserved
Bit 3	APIC_Skew 3	0	These 4 bits can change the 3V66 to APIC skew from 1.4ns - 2.9ns. Default at power
Bit 2	APIC_Skew 2	0	up is - 2.5ns. Each binary increment or
Bit 1	APIC_Skew 1	1	decrement of APIC_SKEW (3:0) will increase or decrease the delay of the PCI
Bit 0	APIC_Skew 0	0	clocks by 100ps.

Byte 21: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	24/48_Slew 1	0	24/48 MHz clock slew rate control bits.
Bit 6	24/48_Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 5	3V66_Slew 1	0	3V66 clock slew rate control bits.
Bit 4	3V66_Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 3	APIC_Slew 1	0	IOAPIC clock slew rate control bits.
Bit 2	APIC_Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 1	REF_Slew 1	0	REF clock slew rate control bits.
Bit 0	REF_Slew 0	1	10 = strong: 11 = normal; 01 = weak

Byte 22: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	SD_F Slew 1	0	SDRAM_F clock slew rate control bits.
Bit 6	SD_F Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 5	SD(11:8) Slew 1	0	SDRAM (11:8) clock slew rate control bits.
Bit 4	SD(11:8) Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 3	SD(7:4) Slew 1	0	SDRAM (7:4) clock slew rate control bits.
Bit 2	SD(7:4) Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 1	SD(3:0) Slew 1	0	SDRAM (3:0) clock slew rate control bits.
Bit 0	SD(3:0) Slew 0	1	10 = strong: 11 = normal; 01 = weak

Byte 23: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	PCI (7:4) Slew 1	0	PCI (7:4) clock slew rate control bits.
Bit 6	PCI (7:4) Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 5	PCI (3:0) Slew 1	0	PCI (3:0) clock slew rate control bits.
Bit 4	PCI (3:0) Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 3	CPU 1 Slew 1	0	CPUCLK 1 clock slew rate control bits.
Bit 2	CPU 1 Slew 0	1	10 = strong: 11 = normal; 01 = weak
Bit 1	CPU 0 Slew 1	0	CPUCLK 0 clock slew rate control bits.
Bit 0	CPU 0 Slew 0	1	10 = strong: 11 = normal; 01 = weak



Absolute Maximum Ratings

Logic Inputs GND -0.5 V to V_{DD} +0.5 V

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Group Timing Relationship Table¹

Group	CPU 66MHz SDRAM 100MHz		CPU 100MHz SDRAM 100MHz		CPU 133MHz SDRAM 100MHz		CPU 133MHz SDRAM 133MHz	
	Offset	Tolerance	Offset	Tolerance	Offset	Tolerance	Offset	Tolerance
CPU to SDRAM	2.5ns	500ps	5.0ns	500ps	0.0ns	500ps	3.75ns	500ps
CPU to 3V66	7.5ns	500ps	5.0ns	500ps	0.0ns	500ps	0.0ns	500ps
SDRAM to 3V66	0.0ns	500ps	0.0ns	500ps	0.0ns	500ps	3.75ns	500ps
3V66 to PCI	1.5-3.5ns	500ps	1.5-3.5ns	500ps	1.5-3.5ns	500ps	1.5 - 3.5ns	500ps
PCI to PCI	0.0ns	1.0ns	0.0ns	1.0ns	0.0ns	1.0ns	0.0ns	1.0ns
USB & DOT	Asynch	N/A	Asynch	N/A	Asynch	N/A	Asynch	N/A

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V} \pm 5\%$, VDDL=2.5 V± 5% (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		V _{SS} - 0.3		0.8	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			mA
Input Low Current	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			mA
Operating Supply Current	I _{DD3.3OP}	C _L = 0 pF; Select @ 66M			100	mA
Power Down Supply Current	I _{DD3.3PD}	C _L = 0 pF; With input address to Vdd or GND			600	mA
Input frequency	F_{i}	$V_{DD} = 3.3 \text{ V};$		14.318		MHz
Pin Inductance	L_{pin}				7	nΗ
Input Capacitance ¹	C_{IN}	Logic Inputs			5	pF
	C _{out}	Out put pin capacitance			6	pF
	C _{INX}	X1 & X2 pins	27		45	рF
Transition Time ¹	T_{trans}	To 1st crossing of target Freq.			3	mS
Settling Time ¹	T _s	From 1st crossing to 1% target Freq.			3	mS
Clk Stabilization ¹	T _{STAB}	From V _{DD} = 3.3 V to 1% target Freq.			3	mS
Delay	t _{PZH} ,t _{PZH}	output enable delay (all outputs)	1		10	nS
	t_{PLZ}, t_{PZH}	output disable delay (all outputs)	1		10	nS

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - CPU

 $T_A = 0 - 70$ °C; $V_{DDL} = 2.5 \text{ V +/-5\%}$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP2B}	Vo=V _{DD} *(0.5)	13.5	15	45	Ω
Output Impedance ¹	R _{DSN2B}	Vo=V _{DD} *(0.5)	13.5	16.5	45	Ω
Output High Voltage	V_{OH2B}	$I_{OH} = -1 \text{ mA}$	2	2.48		V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1 \text{ mA}$		0.04	0.4	V
Output High Current	laa	V _{OH@MIN} = 1 V		-60	-27	mA
Output High Current	I _{OH2B}	$V_{OH@MAX} = 2.375V$	-27	-7		ША
Output Low Current	I _{OL2B}	V _{OL@MIN} = 1.2 V	27	63		mA
Output Low Current		V _{OL@MAX} =0.3V		20	30	ША
Rise Time ¹	t _{r2B}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.95	1.6	ns
Fall Time ¹	t _{f2B}	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.85	1.6	ns
Duty Cycle ¹	d _{t2B}	$V_T = 1.25 \text{ V}$	45	50	55	%
Skew ¹	t _{sk2B}	$V_T = 1.25 \text{ V}$		32	175	ps
		V _T = 1.25 V, CPU 66, SDRAM 100		200	250	
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	CPU 100, SDRAM 100		165	250	ps
Julion, Oyole-to-cycle	-jcyc-cyc2B	CPU 133, SDRAM 100		400	450	
		CPU 133, SDRAM 133		180	250	

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

 $T_A = 0 - 70^{\circ}C$; $V_{DDL} = 2.5 \text{ V +/-5\%}$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R_{DSP4B}	Vo=V _{DD} *(0.5)	9		30	Ω
Output Impedance ¹	R _{DSN4B}	$Vo=V_{DD}^{*}(0.5)$	9		30	Ω
Output High Voltage	V_{OH4B}	$I_{OH} = -5.5 \text{ mA}$	2			V
Output Low Voltage	V_{OL4B}	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	I _{OH4B}	$V_{OH@MIN} = 1.4 \text{ V}$			-21	mA
Output High Current		$V_{OH@MAX} = 2.5V$	-36			ША
Output Low Current	1	$V_{OL@MIN} = 1.0 \text{ V}$	36			mA
Output Low Voltage Output High Current Output Low Current Rise Time ¹	I _{OL4B}	V _{OL@MAX} =0.2V			31	ША
Rise Time ¹	t _{r4B}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.9	1.6	ns
Fall Time ¹	t _{f4B}	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1	1.6	ns
Duty Cycle ¹	d_{t4B}	$V_T = 1.25 \text{ V}$	45	50	55	%
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc4B}	V _T = 1.25 V		250	500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - SDRAM

 $T_A = 0 - 70$ °C; $V_{DD} = 3.3 \text{ V +/-5\%}$, $C_L = 20 - 30 \text{ pF (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP3}	Vo=V _{DD} *(0.5)	10		24	Ω
Output Impedance ¹	R _{DSN3}	Vo=V _{DD} *(0.5)	10		24	Ω
Output High Voltage	V_{OH3}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL3}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	1	V _{OH@MIN} = 2 V			-46	mA
Output High Current	I _{OH3}	$V_{OH@MAX} = 3.135V$	-54			IIIA
Output Low Current	I _{OL3}	V _{OL@MIN} = 1 V	54			mA
Output Low Current		V _{OL@MAX} =0.4V			53	IIIA
Rise Time ¹	t _{r3}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1.2	1.6	ns
Fall Time ¹	t _{f3}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	0.9	1.6	ns
Duty Cycle ¹	d _{t3}	$V_T = 1.5 V$	45	50	55	%
Skew ¹	t _{sk3}	$V_T = 1.5 \text{ V}$		218	250	ps
Jitter, cycle-to-cycle ¹	t _{jcyc-cyc3}	$V_T = 1.5 \text{ V}$		225	250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 3V66

 $T_A = 0 - 70^{\circ}\text{C}; V_{DD} = 3.3 \text{ V +/-}5\%; C_L = 10\text{-}30 \text{ pF (unless otherwise specified)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP1}	$V_O = V_{DD}^*(0.5)$	12		55	Ω
Output Impedance ¹	R _{DSN1}	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	I _{OH1}	V _{OH @ MIN} = 1.0 V			-33	mA
Output High Current		V _{OH @ MAX} = 3.135 V	-33			ША
Output Low Current	I _{OL1}	V _{OL @ MIN} = 1.95 V	30			mA
Output Low Current		$V_{OL @ MAX} = 0.4 V$			38	ША
Rise Time ¹	t _{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1.55	2	ns
Fall Time ¹	t _{f1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.65	2	ns
Duty Cycle ¹	d _{t1}	$V_{T} = 1.5 \text{ V}$	45	53	55	%
Skew ¹	t _{sk1}	$V_T = 1.5 \text{ V}$		94	175	ps
Jitter, Cycle-to-cycle	t _{jcyc-cyc1}	$V_T = 1.5 \text{ V}$		350	500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - PCI

 $T_A = 0 - 70^{\circ}\text{C}$; $V_{DD} = 3.3 \text{ V +/-5\%}$, $C_L = 10 - 30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP1}	$Vo=V_{DD}^{*}(0.5)$	12		55	Ω
Output Impedance ¹	R _{DSN1}	$Vo=V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	la	V _{OH@MIN} = 1 V			-33	mA
Output High Current	I _{OH1}	$V_{OH@MAX} = 3.135V$	-33			IIIA
Output Low Current	I _{OL1}	V _{OL@MIN} = 1.95 V	30			mA
Output Low Current		V _{OL@MAX} =0.4V			38	ША
Rise Time ¹	t _{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}, PCI0-2$	0.5	1.2	2	ns
nise Tillle	4 71	PCI3-7	0.5	2.1	2.25	
Fall Time ¹	t.	$V_{OL} = 2.4 \text{ V}, V_{OH} = 0.4 \text{ V}, PCI0-2$	0.5	1	2	
raii Time	t _{f1}	PCI3-7	0.5	2	2.25	ns
Duty Cycle ¹	d _{t1}	V _T = 1.5 V	45	51	55	%
Skew ¹	t _{sk1}	$V_T = 1.5 \text{ V}$		480	500	ps
Jitter, cycle-to-cycle ¹	t _{jcyc-cyc1}	$V_{T} = 1.5 \text{ V}$		300	500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - REF, 24_48MHz, 48MHz

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10\text{-}20 \text{ pF}$ (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance ¹	R _{DSP5}	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω
Output Impedance ¹	R _{DSN5}	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω
Output High Voltage	V_{OH5}	I _{OH} = -1 mA	2.4			V
Output Low Voltage	V_{OL5}	I _{OL} = 1 mA			0.4	V
Output High Current	I _{OH5}	V _{OH @ MIN} = 1.0 V			-23	mA
		V _{OH @ MAX} = 3.135 V	-29			
Output Low Current	I _{OL5}	V _{OL @ MIN} = 1.95 V	29			mA
		$V_{OL @ MAX} = 0.4 V$			27	
Rise Time ¹	t _{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1	4	ns
Fall Time ¹	t _{f5}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1	4	ns
Duty Cycle ¹	d_{t5}	$V_T = 1.5 \text{ V}$	45	53	55	%
Jitter, cycle-to-cycle ¹	+.	V _T = 1.5 V, 24, 48 MHz		250	500	ne
	t _{jcyc-cyc5}	V _T = 1.5 V, Ref clocks		2000	3000	ps

¹Guaranteed by design, not 100% tested in production.



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1




Power Down Waveform



Note


- 1. After PD# is sampled active (Low) for 2 consective rising edges of CPUCLKs, all the output clocks are driven Low on their next High to Low transitiion.
- 2. Power-up latency <3ms.
- 3. Waveform shown for 100MHz





Group Offset Waveforms





	In Millimeters		In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VARIATIONS		SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 BASIC		0.025 BASIC		
h	0.38	0.64	.015	.025	
L	0.50	1.02	.020	.040	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	

VARIATIONS

N	D m	ım.	D (inch)		
	MIN	MAX	MIN	MAX	
56	18.31	18.55	.720	.730	

Reference Doc.: JEDEC Publication 95, M O-118

10-0034

Ordering Information

ICS950508yFLF-T

Example:





Revision History

Rev.	Issue Date	Description	Page #
D	3/15/2005	Update default values of Bytes 18-20	9-10
Е	4/6/2005	Update Byte 13 spread programming information	8

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.