

# Low Skew Output Buffer

## General Description

The **ICS9176C-03** is designed specifically to support the tight timing requirements of high-performance microprocessors and chip sets. Because the jitter of the device is limited to  $\pm 250\text{ps}$ , the **ICS9176C-03** is ideal for clocking Pentium™ systems. The 10 high drive (40mA), low-skew ( $\pm 250\text{ps}$ ) outputs make the **ICS9176C-03** a perfect fit for PCI clocking requirements.

The **ICS9176C-03** has 10 outputs synchronized in phase and frequency to an input clock. The internal phase locked loop (PLL) acts either as 1X clock multiplier or a 1/2X clock multiplier depending on the state of the input control pins T0 and T1. With metal mask options, any type of ratio between the input clock and output clock can be achieved, including 2X.

The PLL maintains the phase frequency relationship between the input clock and the outputs by externally feeding back FBOUT to FBIN. Any change in the input will be tracked by all 10 outputs. However, the change at the outputs will happen smoothly so no glitches will be present on any driven input. The PLL circuitry matches rising edges of the input clock and the output clock. Since the input to FBIN skew is guaranteed to  $\pm 500\text{ps}$ , the part acts as a "zero delay" buffer.

The **ICS9176C-03** has a total of eleven outputs. Of these, FBOUT is dedicated as the feedback into the PLL and another, Q/2, has an output frequency half that of the remaining nine. These nine outputs can either be running at the same speed as the input, or at half the frequency of the input. With Q/2 as the feedback to FBIN, the nine 'Q' outputs will be running at twice the input frequency in the normal divide-by-1 mode. In this case, the output can go to 120 MHz with a 60 MHz input clock. The maximum rise and fall time of an output is 14ns and each is TTL-compatible with a 40mA symmetric drive.

The **ICS9176C-03** is fabricated using CMOS technology which results in much lower power consumption and cost compared with the gallium arsenide based 1086E. The typical operating current for the **ICS9176C-03** is 60mA versus 115mA for the GA1086E.


## Features

- 3.3 or 5.0 volt supply operation
- $\pm 500$  skew (max) between input and outputs
- $\pm 250\text{ps}$  skew (max) between outputs
- 10 symmetric, TTL-compatible outputs
- 28-pin SOIC package
- High drive, 40mA outputs
- Power-down option
- Output frequency range 25 MHz to 120 MHz
- Input frequency range 25 MHz to 100 MHz
- Ideal for PCI bus applications


## Selection Table

T1	T0	Description
0	0	Power-down
0	1	Test Mode (PLL Off CLK=outputs)
1	0	Normal (PLL On)
1	1	Divide by 2 Mode

## Block Diagram



## Pin Assignment




## 28-Pin SOIC


## Pin Descriptions

Number	Name	Type	Description
1	GND	-	GROUND
2	Q8	Output	Output clock 8.
3	Q9	Output	Output clock 9
4	VDD	-	Power supply
5	GND	-	GROUND
6	NC	-	No Connect.
7	NC	-	No Connect.
8	VDD	-	Power supply.
9	CLK	Input	Input for reference clock.
10	T1	Input	T1 selects normal operation, power-down, or test mode.
11	FBIN	Input	FEEDBACK INPUT from output FBOUT.
12	T0	Input	T0 selects normal operation, power-down, or test mode.
13	VDD	-	Power Supply.
14	Q/2	Output	Half-clock output.
15	GND	-	GROUND.
16	FBOUT	Output	FEEDBACK OUTPUT to input FBIN.
17	Q1	Output	Output clock 1.
18	VDD	-	Power Supply.
19	GND	-	GROUND.
20	Q2	Output	Output clock 2.
21	Q3	Output	Output clock 3.
22	VDD	-	Power Supply.
23	Q4	Output	Output clock 4.
24	Q5	Output	Output clock 5.
25	GND	-	GROUND.
26	VDD	-	Power Supply
27	Q6	Output	Output clock 6.
28	Q7	Output	Output clock 7.


## Timing Diagrams



### Timing in Divide by1 Mode




### Timing in Divide by 2 Mode



### Timing in Divide by 2 Mode

**Note:** In test mode, the VCOs are bypassed. The test clock input is simply buffered, then output. The part is transparent. Damage to the device may occur if an output is shorted or forced to ground or VDD.



### Timing in Power-down Mode

## Absolute Maximum Ratings

VDD referenced to GND.....	7V
Operating Temperature under bias.....	0° to +70°C
Storage Temperature.....	-65°C to +150°C
Voltage on I/O pins referenced to GND.....	GND-0.5V to VDD+0.5V
Power Dissipation.....	0.5 Watts

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics

### 3.3 Volt DC Characteristics

VDD = +3.3V±5%, TA = 0°C to 70°C unless otherwise stated

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Low Voltage	V <sub>IL</sub>	VDD=3.3V	-	-	0.8	V
Input High Voltage	V <sub>IH</sub>	VDD=3.3V	2.0	-	-	V
Input Current	I <sub>i</sub>	V <sub>IN</sub> =0V,5V	-5	-	5	mA
Output Low Voltage	V <sub>OL</sub>	@I <sub>OL</sub> =12mA	-	0.25	0.4	V
Output Low Current	I <sub>OL</sub>	@V <sub>OL</sub> =0.8V	21	31	-	mA
Output High Voltage	V <sub>OH</sub>	@I <sub>OH</sub> =-14mA	2.4	2.8	-	V
Output High Current	I <sub>OH</sub>	@V <sub>OH</sub> =2.0V	-	-28	-34	mA
Power Supply Current	I <sub>dd</sub>	@66.66MHz No load	-	45	90	mA
Power Down Current	I <sub>ddpd</sub>		-	0.5	8	mA

### 5.0 Volt DC Characteristics

VDD = +5V±5%, TA = 0°C to 70°C unless otherwise stated

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Low Voltage	V <sub>IL</sub>	VDD=5V	-	-	0.8	V
Input High Voltage	V <sub>IH</sub>	VDD=5V	2.0	-	-	V
Input Current	I <sub>i</sub>	V <sub>IN</sub> =0V,5V	-5	-	5	μA
Output Low Voltage	V <sub>OL</sub>	@I <sub>OL</sub> =13mA	-	0.25	0.4	V
Output Low Current	I <sub>OL</sub>	@V <sub>OL</sub> =0.8V	27	36	-	mA
Output High Voltage	V <sub>OH</sub>	@I <sub>OH</sub> =-38mA	2.4	3.5	-	V
Output High Current	I <sub>OH</sub>	@V <sub>OH</sub> =2.0V	-	-77	-41	mA
Power Supply Current	I <sub>dd</sub>	@ 66.66MHz No load	-	74	180	mA
Power Down Current	I <sub>ddpd</sub>		-	1.0	10	mA

## AC Characteristics (3.3 volt supply)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Clock Pulse Width*	CLK <sub>W</sub>	V <sub>DD</sub> =4.5V, f <sub>CLK</sub> =100MHz	2.5	-	7.5	ns
Output Rise Time, 0.8 to 2.0V*	t <sub>r</sub>	15pF load	-	0.5	1	ns
Output Fall time, 2.0V to 0.8V*	t <sub>r</sub>	15pF load	-	0.4	1	ns
Output Duty Cycle*	d <sub>t</sub>	15pF load	45	48/51	55	%
Jitter, 1 sigma*	T <sub>1s</sub>		-	50	150	ps
Jitter, absolute*	T <sub>abs</sub>	20 - 80MHz	-150	80	156	ps
Input Frequency	f <sub>i</sub>		25	-	90	MHz
Output Frequency (Q outputs)	f <sub>o</sub>		25	-	90	MHz
FBIN to IN skew	t <sub>skew1a</sub>	Note1,3. Input 50MHz & Higher rise time <3ns	0	250	500	ps
FBIN to IN skew	t <sub>skew1b</sub>	Note1,3. Input 50MHz & Lower rise time <3ns	-	500	1	ns
Skew between any 2 outputs at same frequency	t <sub>skew2</sub>	Note 1, 3.	-250	50	250	ps
Skew between any 1 output and Q/2				0.4	1.0	ns

Notes:

1. All skew specifications are measured with a 50Ω transmission line, load terminated with 50Ω to 1.4V.
2. Duty cycle measured at 1.4V.
3. Skew measured at 1.4V on rising edges. Loading must be equal on outputs.

\*Guaranteed by design and characterization. Not subject to 100% test.

## AC Characteristics (5.0 volt supply)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Clock Pulse Width*	CLKW	V <sub>DD</sub> =4.5V, f <sub>CLK</sub> =100MHz	2.5	-	7.5	ns
Output Rise Time, 0.8 to 2.0V*	t <sub>r</sub>	15pF load	-	0.5	1.0	ns
Rise time, 20% to 80% VDD*	t <sub>r</sub>	15pF load	-	1.2	2	ns
Output Fall time, 2.0V to 0.8V*	t <sub>r</sub>	15pF load	-	0.5	1	ns
Fall time, 80% to 20% VDD*	t <sub>r</sub>	15pF load	-	1.0	2	ns
Output Duty Cycle*	d <sub>t</sub>	15pF load	45	48/51	55	%
Jitter, 1 sigma*	T <sub>1sa</sub>	25 - 80MHz	-	50	100	ps
Jitter, 1 sigma*	T <sub>1sb</sub>	25 - 80MHz	-	100	200	ps
Jitter, absolute*	T <sub>absa</sub>	25 - 80MHz	-150	±100	150	ps
Jitter, absolute*	T <sub>absb</sub>	80MHz & Higher	-100	200	400	ps
Input Frequency	f <sub>i</sub>		25	-	100	MHz
Output Frequency (Q outputs)	f <sub>o</sub>	with Q/C as feedback	25	-	120	MHz
FBIN to IN skew	t <sub>skew1</sub>	Note1,3. Input 50MHz & Higher rise time <3ns		250	500	ps
FBIN to IN skew	t <sub>skew1</sub>	Note1,3. Input 50MHz & Lower rise time <3ns	-	0.5	1	ns
Skew between any 2 outputs at same frequency	t <sub>skew2</sub>	Note 1, 3.	-250	50	250	ps
Skew between any 1 output and Q/2				0.400	1.0	ns

### Notes:

1. All skew specifications are measured with a 50Ω transmission line, load terminated with 50Ω to 1.4V.
2. Duty cycle measured at 1.4V.
3. Skew measured at 1.4V on rising edges. Loading must be equal on outputs.

\*Guaranteed by design and characterization. Not subject to 100% test.

## Applications

FBOUT is normally connected to FBIN to facilitate input to output skew control. However, there is no requirement that the external feedback connection be a direct hardwire from an output pin to the FBIN pin. As long as the signal at FBIN is driven directly from the FBOUT pin and maintains its frequency, additional delays can be accommodated. The clock phase of the outputs (rising edge) will be adjusted so that the phase of FBIN and the input clock will be the same. See Figure 1 for an example.




Figure 1

In Figure 1, the propagation delay through the divide by 2 circuit is eliminated. The internal phase-locked loop will adjust the output clock on the **ICS9176C-03** to ensure zero phase delay between the FBIN and CLK signals, as a result, the rising edge at the output of the divide by two circuit will be aligned with the rising edge of the 66 MHz input clock. This type of configuration can be used to eliminate propagation delay as long as the signal at FBIN is continuous and is not gated or conditional.

The **ICS9176C-03** is also ideal for clocking multi-processor systems. The 10 outputs can be used to synchronize the operation of CPU cache and memory banks operating at different speeds. Figure 2 depicts a 2-CPU system in which processors and associated peripherals are operating at 66 MHz. Each of the nine outputs operating at 66 MHz are fully utilized to drive the appropriate CPU, cache and memory control logic. The 33 MHz output is used to synchronize the operation of the slower memory bank to restart of the system.





Figure 2



300 mil (Wide Body) SOIC

SYMBOL	In Millimeters		In Inches	
	MIN	MAX	MIN	MAX
A	--	2.65	--	.104
A1	0.10	--	.0040	--
A2	2.05	2.55	.081	.100
B	0.33	0.51	.013	.020
C	0.18	0.32	.007	.013
D	SEE VARIATIONS		SEE VARIATIONS	
E	7.40	7.60	.291	.299
e	1.27 BASIC		0.050 BASIC	
H	10.00	10.65	.394	.419
h	0.25	0.75	.010	.029
L	0.40	1.27	.016	.050
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	17.70	18.40	.697	.724

Reference Doc.: JEDEC Publication 95, MS-013 & MO-119  
10-0031

## Ordering Information

### ICS9176CM-03

Example:

**ICS XXXX- M PPP**

Pattern Number (2 or 3 digit number for parts with ROM code patterns)

Package Type

M=SOIC

Device Type (consists of 3 or 4 digit numbers)

Prefix

ICS = Standard Device



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.