

SwitchStar[™] ATM Cell Based 8 x 8 1.2Gbps non-blocking Integrated Switching Memory

Features List

- Single chip supports an 8 x 8 port switch at 155Mbps per port
- Central Memory Architecture eliminates Head-of-Line Blocking by sharing the memory array with all ports
- Low power dissipation
- 330mW (typ.)
- Data Path Interface (DPI) provides configurable Input and Output ports; up to 8 receive and 8 transmit ports at 155Mbps
- Supports data rates up to 1.2Gbps with a 32-bit wide port configuration; 155Mbps per 4-bit port
- Can be cascaded for larger switch configurations
- * Fast Input/Output port cycle times
- Expander and Concentrator function is fully supported by the Input and Output port configuration options
- 8192 cells (52 to 56 bytes each) of on-chip buffer memory capacity

Block Diagram

- Configurable cell lengths of 52, 53, 54, 55, or 56 bytes can be independently chosen for Input and Output ports
- Byte Addition or Byte Subtraction for x4/x8 to x16/x32 conversion capability
- Internal header Cyclical Redundancy Check (CRC) and generation logic on-chip
- Header modification, pre-pend, and post-pend operations available as well as Multicasting and Broadcasting capability
- High-bandwidth control port for queue controller system block, up to 36 MHz cycle time
- Can be used with the companion IDT77V500 Switch Controller or custom logic for traffic management
- Industrial temperature range (-40°C to +85°C) is available
- Single +3.3V ± 300mV power supply
- Available in an 208-pin Plastic Quad Flat Pack (PQFP) and 256-ball BGA



Figure 1 Typical 8x8 Switch Configuration using the IDT77V400 Switching Memory

SwitchStar and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

Description

The IDT77V400 ATM Cell Based Switching Memory provides the logic and memory necessary to perform high-speed buffering and switching operations on ATM cell data. A single IDT77V400 provides a cost effective switching element to implement an 8 x 8 155Mbps switch with 1.2Gbps total switching bandwidth. The user configurable data ports provide an aggregate bandwidth of 1.2Gbps for both receive and transmit functions, and the cell lengths are user programmable to up to 56 bytes.

The memory provides storage for 8192 ATM cells, each of which can be as large as 56-bytes in length. The main cell memory is implemented as a Buffer Memory array, and an on-chip cell address counter keeps track of cell refresh requirements. There are also sixteen double-buffered Serial Access Memories (SAM); eight for receiving and eight for transmitting the ATM cells.

The input data ports and output data ports are configurable from eight ports of 4-bits at 155Mbps each up to one 32-bit wide port at 1.2Gbps. The sixteen data ports are asynchronous with respect to each other, and each port provides an independent data clock and cell framing signal for start of cell indication. The SAMs are double-buffered for each input and each output port to allow one cell to be transferred to or from the internal memory while that data port continues to receive or transmit a second cell. The cell framing and data clock signals implement a simple handshaking and synchronization protocol which allows multiple Switching Memories to be connected to construct larger switch arrays without requiring additional hardware.

The control interface of the IDT77V400 includes a 6-bit Command Bus (CMD0-5), a 32-bit Control Data Bus (IOD0-31), a Chip Select pin (CS), a 4-bit Address field (ADDR0-3), a RESET pin, an Output Enable pin (OE), a Control Enable pin (CTLEN) and a CRCERR pin. All control operations are synchronized with respect to the System Clock (SCLK), with the exception of RESET, CTLEN, and OE, which are fully asynchronous.

The internal configuration register of the IDT77V400 can be accessed through the Control Data Bus to define the cell length and the input and output data port configurations. Internal error and status registers contain status information regarding each SAM and are accessible via the Control Data Bus (IOD0-31). Input SAM full or Output SAM empty status for all SAMs may be obtained in one access operation. Additional information regarding the reception of short or long cells and Input SAM overflow may also be obtained through the Control Data Bus.

The command set of the Switching Memory provides functions for storing cells in the shared memory, loading Output SAMs, polling the status of the data ports, retrieving and storing original or modified header bytes and pre-pend or post-pend bytes, and refreshing the cell memory. Header CRC errors are indicated by a LOW CRCERR pin; the CRC comparison byte may also be accessed via the status register, which indicates the IPort on which the error was detected. A new CRC can be generated upon storing a new header in the PHEC command. Cell headers may be modified upon cell reception at the input ports or

upon cell transmit at the output ports. User defined pre-pend and postpend bytes may also be stored, retrieved, and modified through the Control Data Bus.

The IDT77V400 has a generic control interface which supports a variety of queuing disciplines. By maintaining the memory control in an external controller, system level switching performance may be modified over time as requirements change. In normal operation, the Switching Memory port status is polled by the control function through the Control Data Bus. Upon receiving a cell, the control function can retrieve the header, check the CRC result, and store a new header if needed prior to moving the cell to the shared memory. Pre-pended or post-pended bytes may also be added or retrieved during this time. The output ports are polled at the same time to determine when to send new cells to the Same as the output port cell lengths, although all input ports and output ports respectively must be configured to the same cell length.

Please refer to the SwichStar User Manual for additional feature details and implementation information.

The IDT77V400 is fully 3.3V LVTTL compatible, and is packaged in an 208-pin Plastic Quad Flatpack (PQFP) and a 256-ball BGA.



Package Diagram

All Vcc/VccQ pins must be connected to power supply. All Vss pins must be connected to ground supply. Package body is approximately 28mm x 28mm x 3.4mm.



 1 This package code is used to reference the package diagram.

²This text does not indicate orientation of the actual part marking.

Package Diagram^(1,2,3) BC256-1 BGA

A1	A2	a3	A4	a5	A6	a7	a8	^{A9}	A10	A11	A12	A13	^{A14}	а15	A16
ABYTE	C R C E R R	IP6D1	IP6D3	IP4d2	IP2D1	IPodo	IP0d3	IFRM4	IFRM2	ICLK7	ICLK4	ICLK1	RESET	IP1d1	IP3d0
B1	^{B2}	B3	^{B4}	^{B5}	b6	b7	B8	^{B9}	^{B10}	B11	B12	B13	^{B14}	B15	^{B16}
IOD1	SBYTE	IP6D0	IP6D2	IP4D1	IP2d0	IP2d3	IP0d2	IFRM5	IFRM1	ICLK6	ICLK3	ICLK0	IP1D0	IP1d3	IP3D1
C1	C2	C3	C4	C5	C6	C7	c8	C9	^{С10}	C11	C12	C13	C14	C15	C16
IOD2	IOD3	IOD0	IP4D0	IP4D3	IP2D2	IP0D1	IFRM7	IFRM6	IFRM3	IFRM0	ICLK5	ICLK2	IP1D2	IP3d2	IP3D3
D1	d2	d3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
IOD6	IOD4	IOD5	Vcc	Vcc	VCC	Vcc	Vcc	Vcc	Vcc	Vcc	VCC	VCC	IP5D2	IP5D1	IP5D0
E1	^{E2}	E3	E4	E5	E6	e7	^{E8}	^{E9}	E10	E11	E12	E13	E14	e15	E16
IOD8	IOD7	IOD9	Vcc	VCC	Vcc	Vss	Vss	Vss	Vss	VCC	VCC	VCC	IP7D1	IP5d3	IP7D0
F1	F2	F3	F4	F5	F6	F7	^{F8}	^{F9}	^{F10}	F11	F12	F13	F14	F15	F16
IOD11	IOD10	IOD12	VCC	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	VCC	Vcc	C S	IP7D2	IP7D3
G1	G2	G3	G4	G5	G6	G7	_{G8}	^{G9}	G10	G11	G12	G13	G14	G15	G16
IOD14	IOD13	IOD15	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vcc	CMD3	CMD5	CMD4
^{H1}	H2	H3	H4	H5	H6	нт	н ₈	H9	H10	H11	H12	н13	H14	H15	H16
IOD17	IOD16	IOD18	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vcc	CMD0	CMD2	CMD1
J1	J2	J3	J4	_{J5}	_{J6}	_{J7}	_{J8}	_{J9}	J10	J11	J12	J13	^{J14}	J15	J16
IOD20	IOD21	IOD19	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vcc	SCLK	ADDR2	ADDR3
к1	K2	кз	к4	K5	K6	кт	K8	к9	к10	к11	к12	к13	K14	к15	K16
IOD23	IOD24	IOD22	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vcc	ADDR0	OP 1D0	ADDR1
lodd	L2	l3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
L1	IOD27	IOD25	Vcc	Vcc	Vss	Vss	Vss	Vss	Vss	Vss	Vcc	VCC	OP1d2	OP1D3	OP1D1
M1	M2	M3	M4	M5	M6	M7	^{M8}	M9	M10	M11	M12	M13	M14	M15	^{м16}
IOD29	IOD30	IOD28	Vcc	VCC	Vcc	Vss	Vss	Vss	Vss	Vcc	VCC	Vcc	OP3D1	OP3d2	ОРздо
N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16
OP0D3	OP0D2	IOD31	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	OP5d0	OP5D1	OP3d3
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
OP0D1	OP0D0	NC	OP2D0	OP4D0	OP6D1	OFRM1	OFRM4	OFRM₅	OCLK0	OCLK3	OCLK6	O E	NC	OP5D3	OP5D2
^{R1} NC	R2 NC	r3 OP2d3	R4 OP2D1	r5 OP4d2	r6 OP6d3	r7 OP6d0	R8 OFRM₂	^{R9} OFRM7	R10 OCLK2		R12 C T L E N	r13 OP7d3	R14 OP7D0	R15 NC	R16 NC
T1	T2	t3	t4	t5	t6	T7	™	T9	T10	T11	T12	т13	т14	^{т15}	^{т16}
NC	NC	OP2d2	OP4d3	OP4d1	OP6d2	OFRM0	OFRM3	OFRM6	OCLK1	OCLK4	OCLK7	ОР7d2	ОР7D1	NC	NC

3606 drw 04a

Note: 1. All Vcc pins must be connected to power supply.

2. All Vss pins must be connected to ground supply.

3. Package body is approximately 17mm x 17mm x 1.4mm.

Pin Description - PQFP Package

Pin Number	Symbol	Туре	Description					
132	SCLK	1	System clock: All bus control signals (CMD0-5, \overline{CS} , IOD0-31, \overline{CRCERR}) except \overline{OE} are synchronous with respect to SCLK. Control commands are registered on the positive edge of SCLK. The SCLK period must be less than or equal to 200ns during normal operation. Data Port signals are asynchronous with respect to SCLK.					
139	CS	1	Chip Select: Synchronous input which must be LOW at the rising edge of SCLK to enable the Command Bus CMD0-5. Instructions are a NOP when $\overline{\text{CS}}$ is HIGH at the SCLK positive edge.					
133-138	CMD0-5	1	Command Bus: Synchronized to SCLK, instructions to be executed by the memory are transferred across this 6-bit bus. CMD5 is the MSb of the Command Bus.					
95	ŌĒ	1	Output Enable: Asynchronous input that enables all outputs when asserted LOW. All outputs are High-Z when \overline{OE} is HIGH. IOD0-31 and CRCERR may also be set to High-Z by a HIGH CTLEN bit in the configuration register or a HIGH CTLEN pin.					
166	RESET	1	Reset: When asserted HIGH, the signal asynchronously allows the initialization of the registers and internal signals of the IDT77V400. RESET should be asserted HIGH and OE should be held HIGH upon power-up for the external controller to execute the initialization and insure proper system operation.					
128-131	ADDR0-3	1	Chip Address: All ADDR inputs must OR the address in the configuration register bits 26-29 and then must match 10D13-16 one cycle after the Store or Load command for selection to allow a Store or Load memory cycle to be executed (full flag is cleared regardless of match, and empty must match before clear). ADDR3 is the MSb of the device address bits.					
5-14, 17-27, 30-40	IOD0-31	I/O	Control Data Bus: Synchronous with SCLK. Used for external data transfer for the header pre/post-pend bytes, config- uration register error and status registers, and the cell memory address. IOD31 is the MSb of the Control Data Bus.					
205	CRCERR	0	Cyclical Redundancy Check Error: Synchronous output on the rising edge of SCLK. CRCERR asserted LOW after a Header with CRC operation indicates that a CRC error has occurred on the previous header.					
167-174	ICLK0-7	I	Input Port Clock: Synchronizes the input data IPxD(0-3) and IFRMx signal associated with the input data port on the positive clock edge. Each ICLKx is independent of the other seven ICLKs and SCLK. The ICLKs used are determined by the configuration register initialization (see Port Configuration Code Table). The inputting of a cell may be halted by stopping ICLKx.					
175-182	IFRM0-7	I	Input Frame: Synchronous input registered on the rising edge of ICLKx. When asserted HIGH this signal denotes the beginning of an input cell for the associated input port. IFRMs used are determined by the configuration register during initialization (see Port Configuration Code Table).					
185-188, 160-163, 189-192, 150-153, 195-198, 146-149, 199-202, 142-145	IP(0-7)D(0-3)	1	Input Data: Eight 4-bit input ports. Synchronous with the rising edge of ICLK for the associated data port. IPxD(0-3) can be assigned to different ICLKs and IFRMs via the configuration register during initialization. The ports may be combined in groups to increase bandwidth by factors of 155Mbps (see Port Configuration Code Table). IPxD3 is the MSb of the nibble. Example: IP0D3 is the MSb for port 0.					
86-93	OCLK0-7	I	Output Clock: Synchronizes the output data OPxD(0-3) and OFRMx signal associated output data port on the positive clock edge. Each OCLK is independent of the other seven OCLKs and SCLK. OCLKs used are determined by the port configuration register during initialization (see Port Configuration Code Table). The transmission of a cell may be halted by stopping OCLKx.					
74-81	OFRM0-7	I/O	Output Frame: Synchronous output on the rising edge of OCLK. The 77V400 marks the beginning of an output cell by taking OFRM HIGH on the rising edge of OCLK. The output SAM nibble counter loads the start byte address from the configuration register when a HIGH signal is sensed at the OFRM pin, thus re-synchronizing other chips connected to the OFRM bus. OFRM is asserted HIGH one OCLK cycle prior to the first nibble of the cell being output from the IDT77V400. OFRMs used are determined by the configuration register initialization (see Port Configuration Code Table). During cell bus operations, the OFRM1-7 are redefined as CBUS1-7 for arbitration (there is no CBUS0).					
45-48, 121-124, 57- 60, 115-118, 63-66, 109-112, 69-72, 97- 100	OP(0-7)D(0-3)	0	Output Data: Eight 4-bit output ports. Synchronous with the rising edge of OCLK for the associated data port. OPxD(0- 3) can be assigned to different OCLKs and OFRMs via the configuration register. The 4 bit ports may be combined in groups to increase the bandwidth by factors of 155Mbps (see Port Configuration Code Table). OPxD3 is the MSb of the nibble. Example: IP0D3 is the MSb for port 0.					

Pin Number	Symbol	Туре	Description
94	CTLEN	I	Control Enable: When asserted LOW, with OE LOW and the CTLEN bit set LOW in the configuration register, this pin asynchronously enables all Control interface outputs. If CTLEN is HIGH all control interface outputs will be High-Z.
206	ABYTE	I	Add Byte to Input cell: Asynchronous DC signal. If an input port is in a 4-bit or 8-bit DPI mode and ABYTE is asserted HIGH, a dummy byte will be inserted in the ninth byte position (after the HEC byte) to support systems requiring a byte between the last header byte and the payload (otherwise ignored). Not intended for dynamic cycling or operation.
207	SBYTE	I	Subtract Byte to Output cell: Asynchronous DC signal. When and SBYTE is asserted HIGH, the dummy byte in the ninth byte position (after the HEC byte) will be removed prior to transmission to support output port 4-bit and 8-bit DPI modes (otherwise ignored). Not intended for dynamic cycling or operation.
1, 52-54, 104-06, 156-59	NC	-	No Connect
2, 15-16, 41-42, 49- 50, 56, 67-68, 83-84, 101-02, 108, 119-20, 126, 140, 154, 165, 184, 193, 204		Power	Power Supply (+3.3V ± 300mV)
55, 107, 208	VCCQ	Power	Output Power Supply (+3.3 ± 300mV)
3-4, 28-29, 43-44, 51, 61-62, 73, 82, 85, 96, 103, 113-14, 125, 127, 141, 155, 164, 183, 194, 203	VSS	Power	Ground

Pin Description - BGA Package

Pin Number	Symbol	Туре	Description
J14	SCLK	I	System clock: All bus control signals (CMD0-5, CS, IOD0-31, CRCERR) except OE are synchronous with respect to SCLK. Control commands are registered on the positive edge of SCLK. The SCLK period must be less than or equal to 200ns during normal operation. Data Port signals are asynchronous with respect to SCLK.
F14	CS	I	Chip Select: Synchronous input which must be LOW at the rising edge of SCLK to enable the Command Bus CMD0-5. Instructions are a NOP when CS is HIGH at the SCLK positive edge.
G14-16, H14-16	CMD0-5	I	Command Bus: Synchronized to SCLK, instructions to be executed by the memory are transferred across this 6-bit bus. CMD5 is the MSb of the Command Bus.
P13	ŌĒ	I	Output Enable: Asyn <u>chronous</u> input that enables all outputs when asserted LOW. All outputs are High-Z when \overline{OE} is <u>HIGH.</u> IOD0-31 and CRCERR may also be set to High-Z by a HIGH CTLEN bit in the configuration register or a HIGH CTLEN pin.
A14	RESET	I	Reset: When asserted HIGH, the signal asynchronously allows the initialization of the registers and internal signals of the IDT77V400. RESET should be asserted HIGH and OE should be held HIGH upon power-up for the external controller to execute the initialization and insure proper system operation.
J15-16, K14, K16	ADDR0-3	I	Chip Address: All ADDR inputs must OR the address in the configuration register bits 26-29 and then must match 10D13-16 one cycle after the Store or Load command for selection to allow a Store or Load memory cycle to be executed (full flag is cleared regardless of match, and empty must match before clear). ADDR3 is the MSb of the device address bits.
B1, C1-3, D1-3,E1-3, F1-3, G1-3, H1-3, J1-3, K1-3, L1-3, M1- 3, N3	IOD0-31	I/O	Control Data Bus: Synchronous with SCLK. Used for external data transfer for the header pre/post-pend bytes, config- uration register error and status registers, and the cell memory address. IOD31 is the MSb of the Control Data Bus.
A2	CRCERR	0	Cyclical Redundancy Check Error: Synchronous output on the rising edge of SCLK. CRCERR asserted LOW after a Header with CRC operation indicates that a CRC error has occurred on the previous header.

Pin Number	Symbol	Туре	Description
A11-13, B11-13, C12-13	ICLK0-7	1	Input Port Clock: Synchronizes the input data IPxD(0-3) and IFRMx signal associated with the input data port on the positive clock edge. Each ICLKx is independent of the other seven ICLKs and SCLK. The ICLKs used are determined by the configuration register initialization (see Port Configuration Code Table). The inputting of a cell may be halted by stopping ICLKx.
A9-10, B9-10,C8-11	IFRM0-7	I	Input Frame: Synchronous input registered on the rising edge of ICLKx. When asserted HIGH this signal denotes the beginning of an input cell for the associated input port. IFRMs used are determined by the configuration register during initialization (see Port Configuration Code Table).
A3-8, A15-16, B3-8, B14-16, C4-7, C14-16, D14-16, E14-16, F15-16	IP(0-7)D(0-3)	1	Input Data: Eight 4-bit input ports. Synchronous with the rising edge of ICLK for the associated data port. IPxD(0-3) can be assigned to different ICLKs and IFRMs via the configuration register during initialization. The ports may be combined in groups to increase bandwidth by factors of 155Mbps (see Port Configuration Code Table). IPxD3 is the MSb of the nibble. Example: IP0D3 is the MSb for port 0.
P10-12, R10-11, T10-12	OCLK0-7	1	Output Clock: Synchronizes the output data OPxD(0-3) and OFRMx signal associated output data port on the positive clock edge. Each OCLK is independent of the other seven OCLKs and SCLK. OCLKs used are determined by the port configuration register during initialization (see Port Configuration Code Table). The transmission of a cell may be halted by stopping oclkx.
P7-9, R8-9, T7-9	OFRM0-7	I/O	Output Frame: Synchronous output on the rising edge of OCLK. The 77V400 marks the beginning of an output cell by taking OFRM HIGH on the rising edge of OCLK. The output SAM nibble counter loads the start byte address from the configuration register when a HIGH signal is sensed at the OFRM pin, thus re-synchronizing other chips connected to the OFRM bus. OFRM is asserted HIGH one OCLK cycle prior to the first nibble of the cell being output from the IDT77V400. OFRMs used are determined by the configuration register initialization (see Port Configuration Code Table). During cell bus operations, the OFRM1-7 are redefined as CBUS1-7 for arbitration (there is no CBUS0).
K15, L14-16, M14-16, N1-2, N14-16, P1-2, P4-6, P15-16, R3-7, R13-14, T3-6, T13-14		0	Output Data: Eight 4-bit output ports. Synchronous with the rising edge of OCLK for the associated data port. OPxD(0- 3) can be assigned to different OCLKs and OFRMs via the configuration register. The 4 bit ports may be combined in groups to increase the bandwidth by factors of 155Mbps (see Port Configuration Code Table). OPxD3 is the MSb of the nibble. Example: IP0D3 is the MSb for port 0.
R12	CTLEN	I	Control Enable: When asserted LOW, with OE LOW and the CTLEN bit set LOW in the configuration register, this pin asynchronously enables all Control interface outputs. If CTLEN is HIGH all control interface outputs will be High-Z.
A1	ABYTE	1	Add Byte to Input cell: Asynchronous DC signal. If an input port is in a 4-bit or 8-bit DPI mode and ABYTE is asserted HIGH, a dummy byte will be inserted in the ninth byte position (after the HEC byte) to support systems requiring a byte between the last header byte and the payload (otherwise ignored). Not intended for dynamic cycling or operation.
B2	SBYTE	1	Subtract Byte to Output cell: Asynchronous DC signal. When and SBYTE is asserted HIGH, the dummy byte in the ninth byte position (after the HEC byte) will be removed prior to transmission to support output port 4-bit and 8-bit DPI modes (otherwise ignored). Not intended for dynamic cycling or operation.
P3, P14, R1-2, R15- 16, T1-2, T15-16	NC	_	No Connect
D4-13, E4-6, E11-13, F4-5, F12-13, G4, G13, H4, H13, J4, J13, K4, K13, L4-5, L12-13, M4-6, M11- 13, N4-13	VCC	Power	Power Supply (+3.3V +300mV)
E7-10, F6-11, G5-12, H5-12, J5-12, K5-12, L6-11, M7-10		Power	Ground

Absolute Maximum Ratings

Symbol	Rating ¹	Commercial	Unit
VTERM ²	Terminal Voltage with Respect to Vss	-0.5 to +3.9	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

¹ Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 2 . VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 0.3V.

Maximum Operating Temperature and Supply Voltage

Grade	Ambient Temperature ¹	GND	Vcc
Commercial	0°C to +70°C	0V	$3.3V\pm300 \text{mV}$
Industrial	-40°C to +85°C	0V	$3.3V\pm300mV$

^{1.} This is the parameter TA.

Capacitance (TA = +25°C, f = 1.0MHz) PQFP ONLY

Symbol	Parameter ¹	Conditions ²	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Cout ³	Output Capacitance	Vout = 3dV	10	pF

^{1.} These parameters are determined by device characterization, but are not production tested.

² 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

 $^{3.}$ Cout also references CI/o

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
Viн	Input High Voltage	2.0	-	$Vcc + 0.3^{1, 2}$	V
VIL	Input Low Voltage	-0.3 ³	-	0.8	V

^{1.} VIL \geq -1.5V for pulse width less than 10ns.

 $^{2.}$ VTERM must not exceed Vcc + 0.3V or Vss – 0.3V.

 $^{3.}$ VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{cc} = 3.3V ± 0.3V)

			77V		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = 3.6V, VIN = 0V to Vcc		10	μA
llo	Output Leakage Current	\overline{CS} = VIH, VOUT = 0V to VCC, \overline{OE} = VIH, \overline{CTLEN} = VIH		10	μA
Vol	Output Low Voltage	IOL = +4mA		0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4		V

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = $3.3V \pm 0.3V$)

			77V400	S156DSI	77V400S156DS		
Symbol	Parameter	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
lcc		$\frac{V_{CC} = 3.6V, \overline{CS} = V_{IL}, \overline{OE} = V_{IH},}{\overline{CTLEN} = V_{IH}, RESET = V_{IL} \text{ or } V_{IH}, f = fmax^{1}}$	100	180	100	160	mA

^{1.} At f = fmax SCLK, ICLK, and OCLK are cycling at their maximum frequency and all inputs are cycling at 1/tCYC1, using AC input levels of VSS to 3.0V.

AC Test Conditions



* Including scope and jig.

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) ($V_{cc} = 3.3V \pm 0.3V$)

		77V400		
Symbol	Parameter	Min.	Max.	Unit
tCYC	System Clock Cycle Time	25	-	ns
tCH	System Clock High Time	10	—	ns
tCL	System Clock Low Time	10	—	ns
tR	Clock Rise Time	_	3	ns
tF	Clock Fall Time	_	3	ns
tSC	CS Setup Time to SCLK High	4	—	ns

		77V400	S156 Com'l & Ind	
Symbol	Parameter	Min.	Max.	Unit
tHC	CS Hold Time after SCLK High	1		ns
tSCM	CMD Setup Time to SCLK High	4	_	ns
tHCM	CMD Hold Time after SCLK High	1	_	ns
tsio	IOD Setup Time to SCLK High	4	_	ns
thio	IOD Hold Time after SCLK High	1	_	ns
tCDIO	SCLK to IOD Valid	_	18	ns
tDCIO	IOD Output Hold after SCLK High	2	_	ns
tCYCI ¹	ICLK Cycle Time	23	_	ns
tCHI	ICLK High Time	9	_	ns
tCLI	ICLK Low Time	9	_	ns
tSIF	IFRM Setup Time to ICLK High	4	_	ns
thif	IFRM Hold Time after ICLK High	1	_	ns
tSID	ID Setup Time to ICLK High	4	_	ns
thid	ID Hold Time after ICLK High	1	_	ns
tOE	OE Low to Data Valid	—	15	ns
tOHZ	OE High to Output High-Z ²	—	15	ns
tOLZ	OE Low to Output Low-Z ²	2	_	ns
tRST	RESET High Pulse Width ³	20	—	ns
tRSTL	RESET Low to SCLK High	10	—	ns
tCTEN	CTLEN Low to Data Valid	—	15	ns
tCTHZ	CTLEN High to Output High-Z ²	—	15	ns
tCTLZ	CTLEN Low to Output Low-Z ²	2	—	ns
tCDCR	SCLK to CRCERR Valid (1 cycle delay)	—	18	ns
tDCCR	CRCERR Output Hold after SCLK High	2	—	ns
tCYCO	OCLK Cycle	23	—	ns
tCHO	OCLK High Time	9	—	ns
tCLO	OCLK Low Time	9	—	ns
tSOF	OFRM Setup Time to OCLK High	4	—	ns
thof	OFRM Hold Time after OCLK High	1	—	ns
tCDOF	OCLK to OFRM Valid	—	18	ns
tCDOF	OFRM Output Hold after OCLK High	2	—	ns
tCDOD	OCLK to OPxD Valid	—	18	ns
tDCOD	OD Output Hold after OCLK High	2	—	ns
tCKHZ	SCLK High to Output High-Z ²	—	15	ns
tCKLZ	SCLK High to Output Low-Z ²	2	_	ns

^{1.} ICLK frequency must not exceed SCLK frequency.
^{2.} Transition is measured +/-200mV from Low or High impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested

^{3.} Although RESET is an asynchronous function, it must be centered around the SCLK so that it will be Low 10ns prior to the next SCLK rising edge to prevent initiating another Reset operation.

Basic Functional Description

Input data is received by the Switching Memory via the four-bit input data ports (IPxD). Each input port is configured as a double buffer with SRAM storage for two complete ATM cells. Each input port also has an independent input clock, (ICLK) and an input framing signal (IFRM).

The external controller may poll the internal status register through the Control Data Bus (IOD Bus) to determine if any of the eight input SAMs (ISAMx) are full and any of the eight Output SAMs (OSAMx) are empty. The status register accessed through the IOD Bus also provides ISAM error status information. If an error is detected for any of the ISAMs, the error register can then be read through the IOD Bus to further determine the presence of short or long cells or SAM overflow. OFRM may also be used to monitor OSAM status.

Upon a Store command, data from the selected ISAM is transferred to the cell memory at the location selected by the controller on the IOD Bus. Similarly, on a Load command data from the specified cell memory location is transferred to the OSAMx specified by the controller on the IOD Bus. The output ports are also individually double buffered and each output port can hold up to two complete ATM cells. A cell output ready signals the status register to allow the loading of the second buffer to begin while the first buffer begins to transmit via the 4-bit output port. Each output port has an independent clock (OCLKx) and output framing signal (OFRMx).

Once a cell has been received in the ISAM, the header bytes and the pre/post-pend bytes, if enabled, may be examined and modified via the IOD bus. The CRC byte may also be modified, although it is modified internally to the switching memory and is not read on the IOD Bus. The IOD Bus is also used to set the internal configuration register at initialization, determining the input and output cell length and the input and output port configurations. The input edit buffer provides the means to modify the cell header or pre/post-pend data of a cell in the ISAM before storing the cell in the Memory portion of the IDT77V400. The command selected (GHE or GPE, for example) will determine which bits are transferred to the control logic across the IOD bus. Two features are included to eliminate the need for an extra step in the edit sequences of the input edit buffer. A Byte Protect function, which prevents a PUT instruction from changing any protected bytes stored in the input edit buffer, and a Clear Byte function, which clears bytes in the input edit buffer in preparation for ORing at the output, are described in the Input Ports section of this data sheet. See the Input and Output Edit Buffer Block Diagram for additional details of the functionality and data path of this circuitry.

The output edit buffer provides a means to modify the cell contents at the last possible moment prior to transmission of a cell out an output port. The output edit buffer provides data to an OR function between the Buffer Memory and the OSAMs, allowing the IOD bus to set selected bits in the cell header and pre/post pend data immediately before transmission.

The following basic functional description is divided into three sections—the control interface, the input ports, and the output ports. For clarity we will use an 8x8 Switching Memory configuration, with each

port being 4-bits wide. Higher port bandwidth can be obtained by combining multiple 4-bit wide ports into 8, 16, or 32-bit wide ports during device initialization and configuration (see Configuration Codes Table).

Control Interface

The control interface consists of 48 pins. The 32-bit control data bus (IOD0-31) is used to transfer address, data, and header information. The 6-bit command bus (CMD0-5) is used when \overline{CS} is LOW to issue commands to the Switching Memory. When CS is HIGH, all issued commands become invalid (no operation is performed) (see the Control Interface Command Table for a listing of commands). The CRCERR output pin indicates that a CRC error has occurred on the last header when asserted LOW. The asynchronous OE input pin is the master output enable for all outputs; all output drivers will be in a high-impedance state when OE is driven HIGH. Upon power-up initialization the OE pin should be held HIGH and the RESET pin should be asserted HIGH to allow proper device initialization by the controller. The asynchronous CTLEN input pin controls the Control Interface outputs. When the CTLEN pin is LOW, the OE pin is LOW, and the CTLEN bit of the configuration register is LOW, the Control Interface outputs are enabled. If the CTLEN pin or the CTLEN bit of the configuration register is HIGH, all control Interface outputs will be in the High-Z state (see Control Enable Timing Waveform). The ADDR0-3 pins are used in conjunction with the configuration register to selectively enable Switching Memories that are sharing a control bus. All inputs and outputs of the control interface, with the exception of OE, RESET, and ADDR0-3 are synchronous with the system clock input (SCLK).

As shown in the Control Interface Timing Waveform, the control interface provides access to five internal registers — the configuration register, the status register, the error register, the input edit buffers, and the output edit buffers. The control interface is implemented as a pipe-line. Commands are registered on the rising edge of SCLK, and in general, the Switching Memory either expects data or will output data on IOD0-31 on the subsequent SCLK rising edge. The Control Interface Protocol Waveform shows an example of this protocol for the GHI (Get Header from ISAMx) and GST (Get Status Register) instructions.

The bus width and clock rate of the control interface has been carefully matched to the internal bandwidth of the Switching Memory, and to the control requirements for high-speed multiport traffic. Additionally, many of the commands which require multiple SCLK cycles to execute, allow other commands to overlap the command cycles. In this manner, the commands can be pipelined. The control interface of the Switching Memory provides sufficient bandwidth to keep pace with the control operations required of all sixteen data ports, the memory refresh activities, and the other associated overhead.

Control Interface Commands

		COMMAND Bus Bit (CMI MSb			/ID5:0) LSb		
Command ¹	Command Description	5	4	3	2	1	0
GPIx	Get Pre/Post Pend Data from ISAMx ²	0	0	0	n ³	n ³	n ³
GHIx	Get Header from ISAMx ²	0	0	1	n ³	n ³	n ³
GPE	Get Pre/Post Pend Data from Edit Buffer	0	1	0	0	0	0
GHE	Get Header from Edit Buffer	0	1	0	1	0	0
GST	Get ISAM and OSAM Status Register Bits	0	1	0	0	1	0
GER	Get Error Register Bits		1	0	1	1	0
STEx	Store Cell in ISAMx ² and Input Edit Buffer in Memory		0	0	n ³	n ³	n ³
STIx	Store Cell in ISAMx ² in Memory		0	1	n ³	n ³	n ³
LDOx	Load Cell from Memory into OSAMx ²		1	0	n ³	n ³	n ³
PPE	Put new Pre/Post Pend in Input Edit Buffer	1	1	1	0	0	0
PHE	Put new Header in Input Edit Buffer	1	1	1	1	0	0
PHEC	Put new Header and new CRC byte in Input Edit Buffer	1	1	1	1	0	1
REF	Refresh Memory	0	1	0	1	1	1
LDC	Load Configuration Register	1	1	1	0	1	0
OPE	Put Pre/Post Pend Data in Output Edit Register		1	1	0	1	1
OHE	Put new Header in Output Edit Register	1	1	1	1	1	0
OHEC	Put new Header and new CRC byte in Output Edit Register	1	1	1	0	0	1
NOP	No Operation	1	1	1	1	1	1

CMD bus commands not defined in this table are undefined and not to be implemented.
"x" represents the specific ISAM or OSAM being accessed (IP0-IP7 or OP0-OP7 respectively).

³ "n" represents the appropriate bit of the binary representation of the ISAM or OSAM being accessed (000 to 111).

Control Interface Timing Waveform

CTLEN is Low and the CTLEN bit of the configuration register (Bit 31) is LOW for this waveform.



¹All output signals except CRCERR are controlled by OE.

²The 13-bit cell address, 4-bit selected Switching Memory address, and the 5-bit Edit Buffer Protect and Clear control bits are valid at this time.

IDT77V400

Control Enable Timing Waveform

The CTLEN bit of the configuration register (Bit 31) is LOW for this waveform. If the CTLEN bit of the configuration register is set HIGH at device initialization the IOD bus will always be in input mode for multiple Switching Memory configurations.



Reset Waveform

Reset function can also be accomplished by holding the RESET bit [Bit 30] High on the IOD bus during a LDC (Load Configuration Register) command.



¹tRST must be greater than two SCLK cycles. Any glitch could cause an erroneous reset operation. ²RESET must be Low 10ns prior to the next rising SCLK edge to insure that the Reset function is not repeated

Input Port Timing Waveform



1ICLK frequency must not exceed the SCLK frequency.

²tSIF and tHIF (IFRM Setup and Hold) must be met for each ICLK rising edge for IFRM Low and High.





¹OFRMx is actually tri-stated by the device one cycle before the end of the frame; the logic Low level is due to the recommended 5k ohm resistor on the OFRMx line.

Input Ports

A 155Mbps input Data Path Interface (DPI) consists of six pins – four data bits (IPxD0-3), an input clock (ICLKx), and an input framing signal (IFRMx). A further definition of the DPI interface is available in Technical Note 34, available on the IDT Web Site (www.idt.com). The "x" in the signal name corresponds to a port number (0 through 7 for the 8 x 8 port configuration). IPxD0-3 and IFRMx are synchronous inputs with respect to the rising edge of ICLKx, and the ICLK frequency must not exceed the SCLK frequency. Each Input SAM (ISAMx) is double buffered, with each ISAM buffer able to store a single ATM cell of up to 56 bytes in length. The 32-bit Header and up to 32 bits of Pre-Pend and/or Post-Pend bytes may be accessed and modified via the Control Data Bus interface.

The Input Port Timing Waveform assumes that the Switching Memory has been initialized and the ISAMs are empty. An active HIGH IFRMx signal indicates that the first nibble of a new cell will be received on the next rising edge of ICLKx and the cell counter is initialized. Data will be sequentially clocked into the ISAM buffer on each subsequent ICLKx rising edge after IFRMx goes LOW. The status register bit indicating ISAMx buffer is full will be set HIGH when the ISAM counter reaches the stop address. The ISAM start and stop address is programmed via the configuration register at initialization to establish the input cell length and protocol. If IFRMx input goes HIGH before the stop position address is reached, the start byte position address will be reloaded, the ISAM Full Status indicator will not be set, a Short Cell error status indicator will be set in the error register, and the cells will be overwritten. If the IFRMx does not go HIGH when the stop position address is reached, the ISAM Full status indicator and a Long Cell error status indicator will be set. A Long Cell error results in the beginning portion of the long cell being kept, the last portion being discarded, and the next cell being accepted in the other half of the ISAM on the next IFRMx HIGH. When the IFRMx input stays HIGH, the load start byte position address process will repeat for every ICLKx and the actual count will not start until IFRMx goes LOW. A subsequent cell may be input back-toback (no dead cycle on the IOD bus). In this case the IFRMx of the second cell will occur on the same ICLKx rising edge as the last data nibble of the first cell.

When the control logic returns 32-bits of information across the IOD bus during a STORE command, the five most significant bits provide the Byte Edit control for the first word of the input edit buffer. These four bytes are either cleared, protected, or unaffected depending on the value of the bits IOD27-31. These five bits are updated each time a STORE command is executed. IOD31 determines if the function is clear or protect; IOD 27-30 select which bytes in the first word of the Input edit buffer are affected. The Edit Buffer Protect/Clear Codes table defines the possible combination of these bits.

Each of the eight 4-bit input ports is capable of receiving 155Mbps data; however, the ports can be combined in groups of four bits to receive data rates up to 1.2Gbps. For example, four 4-bit ports can be combined to receive 622Mbps traffic. The output ports can also be combined, via the configuration register, independent of the input data ports. This allows the Switching Memory to be configured as a concentrator, expander, or cell buffer with multiple bus widths. When combining

ports, the chip is internally reconfigured to accept a single master ICLK for the grouped ports (always using the least significant ICLK/IFRM of those combined), and the data path is internally switched to correctly align the ports for CRC generation and Header/Pre-Post Pend comparison. See the Port Configuration Code Table for option definitions. By varying the input and output port options, one hundred different port configurations are available to the user to optimize design flexibility.

Output Ports

The output data ports are similar in operation to the input data ports. There are eight 155Mbps DPI ports, six pins each. Data is transmitted out the 4-bit data bus (OPxD0-3), synchronous with the output clock (OCLKx). An output framing signal (OFRMx) is provided which is also synchronous with respect to OCLKx.

The output port protocol was designed to interface directly with the input port of another Switching Memory without requiring additional logic. This allows cascading of multiple Switching Memory chips to implement wider multiplexers or larger capacity cell buffers without additional logic. To facilitate cascading, OFRMx has been implemented as a tri-statable I/O, while OPxD pins are tri-statable outputs. All chip outputs can be disabled to a high impedance state by asserting the OE pin HIGH.

Output ports of a single device or of multiple devices may share an output bus if they are configured in the cell bus mode, where control logic performs the arbitration between IDT77V400s, or are externally controlled via the OE. In the cell bus mode configuration, one external controller would typically drive the control interface of multiple Switching Memory chips and use the OFRMx to arbitrate the shared bus.

Output SAM (OSAMx) control logic must receive a LDx (Load OSAMx) instruction from the external controller via the Command Bus to dispatch a cell. The LDx instruction initiates a cell transfer from the memory location specified on the IOD Bus to the specified OSAMx. At this point the user has the option of modifying the Header and the Pre-Post Pend bytes. When the output buffer has a cell loaded to send, Switching Memory will immediately assert the specific OFRMx HIGH for one OCLKx cycle prior to transmitting data. When the OFRMx is then asserted LOW, the first data nibble of the new cell will appear prior to the next rising edge of OCLKx. The output port will continue to assert OFRMx LOW (while the cell is output from OSAMx) for a minimum of two cycles before the end of the cell transmission. At that time (if in cell bus mode) OFRMx is released to a high-impedance state during the cycle before the end of the frame to allow collision free control transfer to another Switching Memory. After asserting OFRMx HIGH, the OSAMx EMPTY bit in the status register will be set, indicating that an OSAM buffer is available for a new cell to be loaded from the memory. The EMPTY bit is reset when a LDx command is performed and after the cell is transmitted. It is recommended that a pull down resistor be used on OFRMx pin to eliminate the possibility of an invalid OFRMx HIGH. The value of this pull down resistor will be determined by a specific board design or noise issues. A 5K Ω resistor is recommended for this pull down function, although 50-100K Ω may be sufficient in most applications.

IDT77V400

The OFRM pin is always monitored internally by the Switching Memory. The OFRMx output is released to a High-impedance state when it is in cell bus mode and a cell is not ready for dispatch. Upon receiving a HIGH OFRMx input, the Switching Memory will hold if a transmission was beginning. When an output port asserts OFRMx HIGH all of Switching Memories on the bus, including the transmitting Switching Memory, reset the internal start of frame count. The transmitting IDT77V400 then places the data on the output bus and all Switching Memories on the bus count to the end of the frame. If OFRMx is an output, the internal OSAMx counter is set to the starting address. The counter will count up to the stop address for each subsequent OCLKx rising edge after OFRMx goes low. In this manner, all devices sharing the output bus must be set to the same nibble count. if a switching memory receives a ldx command while any port is transmitting on the output bus, it will continue counting and wait for the stop address to be reached before asserting ofrmx and dispatching a cell. this will avoid collisions on the bus; however, it is the responsibility of the external controller to issue only one ldx command for a shared cell bus within a single cell transmit time.

Functional Waveforms



Figure 6 Functional Waveform - Store Instruction Sequence

¹The Memory Store Cycle requires four cycles to write the cell from the ISAM to the Buffer Memory.

²The PPE or PHEC commands can be executed at this point in the sequence instead of the PHE command. The IOD bus would then reflect the appropriate bytes in the cell based on the command used.

³The 13-bit cell address, 4-bit selected Switching Memory address, and 5-bit Edit Buffer Protect and Clear control bits are valid at this time.

⁴STORE ISAM command can only be valid for one cycle during a Memory Store Cycle. Issuing more than one STORE ISAM will cause Buffer Memory write failure.



Figure 7 Functional Waveform - Load Instruction Sequence

¹The Memory Load Cycle requires four cycles to write the cell from the Buffer Memory to the OSAM.

²The OPE or OHEC commands can be executed at this point in the sequence instead of the OHE command. The IOD bus would then reflect the appropriate cell bytes based on the command used.

³The 13-bit cell address and 4-bit selected Switching Memory address are valid at this time

⁴LOAD OSAM command can only be valid for one cycle during a Load Sequence. Issuing more than one LOAD OSAM will cause Buffer Memory read failure.



Figure 8 Functional Waveform - Refresh Sequence

¹The Refresh sequence begins with the REF command and ends when the four cycle Buffer Memory Refresh has completed.

²REFRESH command can only be valid for one cycle during a Refresh Sequence. Refresh must be completed prior to another command to avoid data corruption.



Figure 9 Multi-Sequence Functional Waveform Example - Idle, Memory Store, Initiate Memory Store¹

¹CS is Low

²The 13-bit cell address and 4-bit selected Switching Memory address and 5-bits Edit Buffer Protect and Clear control bits are valid at this time.



Figure 10 Multi-Sequence Functional Waveform Example - Idle, Load, Initiate Load¹

$^{1}\overline{\text{CS}}$ is Low.

²The 13-bit cell address and 4-bit selected Switching Memory address are valid at this time.



Figure 11 Multi-Sequence Functional Waveform Example - Load, Memory Store, Initiate Refresh¹

¹CS is Low.

²The 13-bit cell address and 4-bit selected Switching Memory address and 5-bits Edit Buffer Protect and Clear control bits are valid at this time.



Figure 12 Multi - Sequence Functional Waveform Example - Refresh, Memory Store, Initiate Load¹

¹CS is Low.

²The 13-bit cell address and 4-bit selected Switching Memory address and 5-bit Edit Buffer Protect and Clear control bits are valid at this time.

³The 13-bit cell address and 4-bit selected Switching Memory address are valid at this time; Clear control bits are ignored during the Load sequence.

Configuration Register Definition

Register Bits ¹	Field Name	Field Description
0-3	ISAM Configuration	Four bit configuration code for the input ports as defined in the Table of configuration codes.
4-7	OSAM Configuration	Four bit configuration code for the output ports as defined in the Table of configuration codes.
8-10	ISAM Start	Three bit starting byte position for the ISAMs.
11-16	ISAM Stop	Six bit stop byte position for the ISAMs.
17-19	OSAM Start	Three starting byte position for the OSAMs.
20-25	OSAM Stop	Six bit stop byte position for the OSAMs.
26-29	Chip Address	Four bit field for multiple device configurations.
30	Reset ²	One bit used to reset the status and output waiting bits.
31	CTLEN	One bit used for the Control Interface outputs during parallel operation.

^{1.} Configuration Register Bit number corresponds to the same bit position on the IOD bus. Bit 0 is the LSb bit; bit 31 is the MSb.

². This bit is not stored in the Configuration Register. It must be asserted on the IOD bus to generate asynchronous reset operation.

Port Configuration Codes

Con Code	iig 1,2	Port Configuration									
MSb	LSb	0	1	2	3	4	5	6	7		
000)	4 bit	4 bit	4 bit	4 bit	4 bit	4 bit	4 bit	4 bit		
000	1	8 bit, CL	K/FRM 0	4 bit	4 bit	4 bit	4 bit	4 bit	4 bit		
0010	3	4 bit	4 bit	4 bit	4 bit	4 bit	4 bit	8 bit, C	LK/FRM 6		
001	1	8 bit, CL	K/FRM 0	8 bit, CL	K/FRM 2	4 bit	4 bit	4 bit	4 bit		
0100	3	4 bit	4 bit	4 bit	4 bit	8 bit, CLK/FRM 4		8 bit, C	LK/FRM 6		
010	1	8 bit, CLK/FRM 0		8 bit, CLK/FRM 2		8 bit, CLK/FRM 4		4 bit	4 bit		
0110	3	4 bit	4 bit	8 bit, CLK/FRM 2 8 bit, CLK/FRM 4		8 bit, CLK/FRM 4		8 bit, C	CLK/FRM 6		
011	1	8 bit, CL	K/FRM 0	8 bit, CL	.K/FRM 2	8 bit, CL	K/FRM 4	8 bit, C	LK/FRM 6		
1000	3	4 bit	4 bit	4 bit	4 bit		16 bit,	CKL/FRM 4			
100	1		16 bit, Cl	_K/FRM 0	1	4 bit	4 bit	4 bit	4 bit		
1010	3	4 bit	4 bit	8 bit, Ck	(L/FRM 2		16 bit,	CLK/FRM 4			
101	1	16 bit, CLI		_K/FRM 0		8 bit, CLK/FRM 4		4 bit	4 bit		
110	3	8 bit, CLK/FRM 0 8 bit, CL		8 bit, CLK/FRM 2 16 bit, CLK/FRM			CLK/FRM 4				
110	1	16 bit, CLK/FRM		LK/FRM 0 8 bit, CLK/FRM 4			8 bit, C	LK FRM 6			
111)	16 bit, CLK/FRM 0 16 bit, CLK/FRM 4									
111	1				32 bit,	CLK/FRM 0					

¹ Configuration codes are used to initially configure the IDT77V400. These codes are applicable to both the input and output ports, and do not have to be configured the same for both input and output ports.

^{2.} The Data Path Interface (DPI) used by the input and output ports provides the option to combine the four bit data widths together to achieve a higher bandwidth port. The entries in the table are expressed in bus width, and represent the following maximum data rates per port based on ICLK or OCLK frequency:

• 4 bit: 155Mbps

• 8 bit: 311Mbps

• 16 bit: 622Mbps

• 32 bit: 1.24Gbps

When four bit busses are combined to obtain a higher bandwidth port, the specific CLK and FRM pin to be used for the new wider port is specified. If not specified the CLK and FRM pins match the port number. It is suggested that unused ICLK and IFRM pins be pulled up to Vcc through a resistor, and that unused OCLK and OFRM pins be pulled down to Vss through a resistor. The resistor value is not critical; 5K ohm or less is recommended.

^{3.} This configuration is not supported by the IDT77V500 Switch Controller. Please use the alternate port assignment option immediately prior to this one in the Port Configuration Codes table.

Status Register Definition

Register Bit	Port	ISAM Full ¹	ISAM Error ²	OSAM Empty ³	CRC Error ⁴
IOD0	0	Х	—	—	_
IOD1	0	_	Х	—	—
IOD2	1	Х	—	—	_
IOD3	1	_	Х	_	—
IOD4	2	Х	—	_	—
IOD5	2		Х	—	—
IOD6	3	Х	—	—	—
IOD7	3		Х	—	_
IOD8	4	Х	—	—	-
IOD9	4	—	Х	—	-
IOD10	5	Х	—	—	-
IOD11	5		Х	—	-
IOD12	6	Х	—	—	-
IOD13	6	—	Х	—	-
IOD14	7	Х	—	_	-
IOD15	7		Х	—	—
IOD16	0		—	Х	—
IOD17	1		—	Х	_
IOD18	2		—	Х	-
IOD19	3	_	—	Х	—
IOD20	4	_	—	Х	—
IOD21	5	_	—	Х	-
IOD22	6	_	—	Х	-
IOD23	7	_	—	Х	-
IOD24	0	_	—	—	Х
IOD25	1	_	—	—	Х
IOD26	2	_	—	—	Х
IOD27	3	—	—	—	Х
IOD28	4	—	—	—	Х
IOD29	5	_	—	—	Х
IOD30	6	_	—	—	Х
IOD31	7	_	—	—	Х

^{1.} Logic 1 (HIGH) indicates the ISAM is full.

 $^{2\cdot}$ Logic 1 (HIGH) indicates an ISAM error. Error register should be accessed to identify type of error.

 $^{\rm 3.}$ Logic 1 (HIGH) indicates the OSAM is empty

^{4.} Logic 1 (HIGH) indicates CRC error on the ISAM.

Error Register Definition

Register Bit	Port	ISAM Short Cell Error ¹	ISAM Long Cell Error ¹	ISAM Overflow ¹
IOD0	0	0 X —		—
IOD1	0	—	Х	—
IOD2	1	—	—	Х
IOD3	1	Х	—	—
IOD4	2	—	Х	—
IOD5	2	—	—	Х
IOD6	0	Х	_	—
IOD7	0	—	Х	—
IOD8	0	—	_	Х
IOD9	0	Х	—	—
IOD10	0	_	Х	—
IOD11	0	_	_	Х
IOD12	1	Х	_	—
IOD13	1	_	Х	—
IOD14	2	_	_	Х
IOD15	2	Х	_	—
IOD16	0	_	Х	—
IOD17	0	—	—	Х
IOD18	0	Х	_	—
IOD19	0	-	Х	—
IOD20	0	_	-	Х
IOD21	0	Х	-	—
IOD22	1	—	Х	—
IOD23	1	—	—	Х
IOD2431	2	—	—	—

¹ When the Register Bit is a logic 1(High), the type of error is indicated by an "X".

RAM Address Definition

Used for Store Commands (STEx, STIx) and Load Command (LDOx).

IOD Bit Description				
0-12	Cell address in Buffer Memory			
13-16	Switching Memory ID address (in multiple 77V400 device configurations)			
17-26	Unused			
27-31	Edit Buffer Protect/Clear Control Bits ¹			

¹ Updated during STEx and STIx operation.

Edit Buffer Protect/Clear Codes

		IOD Bit ¹		Description	
31 Mode	30 Byte 0 ¹	29 Byte 1 ¹	28 Byte 2 ¹	27 Byte 3 ¹	
0	0	0	0	0	No Bytes Selected - No Bytes Cleared
0	0	0	0	1	Clear Byte 3
0	0	0	1	0	Clear Byte 2
0	0	0	1	1	Clear Bytes 2 and 3
0	0	1	0	0	Clear Byte 1
0	0	1	0	1	Clear Bytes 1 and 3
0	0	1	1	0	Clear Bytes 1 and 2
0	0	1	1	1	Clear Bytes 1, 2 and 3
0	1	0	0	0	Clear Byte 0
0	1	0	0	1	Clear Bytes 0 and 3
0	1	0	1	1	Clear Bytes 0 and 2
0	1	0	1	1	Clear Bytes 0, 2 and 3
0	1	1	0	0	Clear Bytes 0 and 1
0	1	1	0	1	Clear Bytes 0, 1 and 3
0	1	1	1	0	Clear Bytes 0, 1 and 2
0	1	1	1	1	Clear Bytes 0, 1, 2 and 3
1	0	0	0	0	No Bytes Selected - No Protection Done
1	0	0	0	1	Protect Byte 3
1	0	0	1	0	Protect Byte 2
1	0	0	1	1	Protect Byte 2 and 3
1	0	1	0	0	Protect Byte 1
1	0	1	0	1	Protect Bytes 1 and 3
1	0	1	1	0	Protect Bytes 1 and 2
1	0	1	1	1	Protect Bytes 1, 2 and 3
1	1	0	0	0	Protect Byte 0
1	1	0	0	1	Protect Bytes 0 and 3
1	1	0	1	1	Protect Bytes 0 and 2
1	1	0	1	1	Protect Bytes 0, 2 and 3
1	1	1	0	0	Protect Bytes 0 and 1
1	1	1	0	1	Protect Byes 0, 1 and 3
1	1	1	1	0	Protect Byes 0, 1 and 2
1	1	1	1	1	Protect Bytes 0, 1, 2 and 3

¹. Byte 0 represents bits 0-7 of the Input Edit Buffer

Byte 1 represent bits 8-15 of the Input Edit Buffer

Byte 2 represent bits 16-23 of the Input Edit Buffer

Byte 3 represent bits 24-31 of the Input Edit Buffer

Bit 31 is the MSb of the Input Edit Buffer

Cell Alignment Options

Cell Configuration	Byte Location in Cell ¹							
	Witho	ut HEC	With HEC					
	SAM Start	SAM Stop	SAM Start	SAM Stop no-skip	SAM Stop skip			
No Pre/Post Pend Data	4	55	4	0	1			
1 byte prepended	3	55	3	0	1			
1 byte postpended	4	0	4	1	2			
2 bytes prepended	2	55	2	0	1			
1 byte prepended and 1 byte postpended	3	0	3	1	2			
2 bytes postpended	4	1	4	2	3			
3 bytes prepended	1	55	1	0	1			
2 bytes prepended and 1 byte postpended	2	0	2	1	2			
1 byte prepended and 2 bytes prepended	3	1	3	2	3			
3 bytes postpended	4	2	4	3	_			
4 bytes prepended	0	55	_	—	_			
3 bytes prepended and 1 byte postpended	1	0	—	_	-			
2 bytes prepended and 2 bytes postpended	2	1	—	_	-			
1 byte prepended and 3 bytes postpended	3	2	—	-	-			
4 bytes postpended	4	3	_	_	_			

^{1.} Byte locations are decimal values.

Memory Refresh Requirements

The Buffer Memory of the IDT77V400 must be refreshed by the Control Logic periodically to guarantee data retention. This table defines the maximum refresh interval; that is, the REFRESH command (see "Control Interface Command" Table) must be executed at least 2048 times during each interval. Refresh rate numbers are calculated using a 36MHz SCLK. Refresh is only required for systems which utilize extended cell storage due to queuing requirements above 155Mbps.

Grade	Maximum Refresh Interval	77V500 ¹ INIT Command Value (Decimal)	77V500 ¹ INIT Command Value (Hex)
Commercial	32ms	9	1FF
Industrial	16ms	9	1FF

^{1.} This information is provided for applications using the IDT77V500 Switch Controller.

77V400 Package Drawing — 208-pin PQFP



IDT77V400

77V400 Package Drawing — Page Two



© 2019 Renesas Electronics Corporation

77V400 Package Drawing — 256-pin BGA





3/1/99:

Ordering Information



Datasheet Document History

Updated to new format. Added Industrial Specifications. Added S156 Speed Grade.

- Pg. 2 Updated Description to clarify CRC error operation. Block diagram detail updated for clarity.
- Pg. 4 Figure 2, Edit Buffer Block Diagram corrected to include Output CRC path.
- Pg. 5 Package Diagram notes added for clarification.
- Pg. 6 Pin description table descriptions expanded. IP and OP pin number corrections made.
- Pg. 7 Pin description table descriptions expanded. VTERM in Maximum ratings table reduced to 3.9V. VIH Max reduced to VCC+0.3V.
- Pg. 8 Reset Current parameter removed.
- Pg. 14 Pull down resistor values specified in Output Ports section.
- Pg. 17 Function Sequence Figures modified to remove first IOD identification (state is really unknown).
- Pg. 19 Modified Port Configuration Code Table to clearly identify the subset supported by IDT77V500.
- Pg. 20 Improved explanation of Status Register definition and Table; made significant correction and explanation of Error Register definition and Table.
- Pg. 22 Recommended Refresh specification added.
- Pg. 23 Updated Ordering Information for S156 speed grade and Industrial temperature product.
- Pg. 24 Added Preliminary Datasheet definition and Datasheet Document History.
- 12/11/00: Moved to final. Updated general format and SwitchStar logo. Changed tCYCI, tCHI, tCLI, tHOF, and tCDOD specifications. Added ICLK/SCLK relationship condition, see footnote 1. Corrected Note 2 on Input Port Timing Waveform. Corrected Figure 7, Functional Waveform. Corrected Figure 10, Functional Waveform. Corrected Figures 11 and 12, Functional Waveforms. Added Note 3 to Figure 12. Updated Tech Support phone number.
- 1/30/01: Added BGA Packaging to pages 1, 2, 5, 7, 8, and 23.
- 3/31/01: Deleted S155 speed grade on pages 10, 11, 23. Relaxed tCYCI, tCHI, tCLI specs on page 11. Added Package Drawings for 208 and 256 pin layouts.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.