Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010

Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment, and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

7560 Group (A version) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7560 group (A version) is the 8-bit microcomputer based on the 740 family core technology.

The 7560 group (A version) has the LCD drive control circuit, an 8-channel A-D converter, D-A converter, serial I/O and PWM as additional functions.

The various microcomputers in the 7560 group (A version) include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 7560 group (A version), refer the section on group expansion.

FEATURES

Basic machine-language instructions	
•The minimum instruction execution time 0.4 µs	
(at 10 MHz oscillation frequency)	
Memory size	
ROM	
RAM 1024 to 2560 bytes	
Programmable input/output ports	
Software pull-up resistors	
• Output ports	
Input ports 1	
•Interrupts 17 sources, 16 vectors	
External	
Internal 9 sources	
Software 1 source	_ (

•Timers
• Serial I/O1 8-bit X 1 (UART or Clock-synchronous)
• Serial I/O2
• PWM output
•A-D converter 10-bit X 8 channels
•D-A converter
LCD drive control circuit
Bias 1/2, 1/3
Duty
Common output 4
Segment output 40
•2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
Watchdog timer 14-bit X 1
Power source voltage
In high-speed mode (f(XIN) = 10 MHz) 4.5 V to 5.5 V
In high-speed mode (f(XIN) = 8 MHz) 4.0 V to 5.5 V
In middle-speed mode (f(XIN) = 6 MHz) 1.8 V to 5.5 V
In low-speed mode
Power dissipation
In high-speed modeTyp. 23 mW
(at 10MHz oscillation frequency, VCC = 5 V, Ta = 25 °C)
In low-speed modeTyp. 14 μW
• Operating temperature range – 20 to 85°C

APPLICATIONS

Camera, household appliances, consumer electronics, etc.



PIN CONFIGURATION (TOP VIEW)



Fig. 1 Pin configuration (Package type: 100P6S-A)



Fig. 2 Pin configuration (Package type: 100P6Q-A)

Rev.1.02 Jul 31, 2003 page 2 of 69

RENESAS





PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function				
Vcc Vss	Power source	•Apply voltage of power source to Vcc, and 0 V to Vss. (For the limits of Vcc, refer to "Remended operating conditions".					
Vref	Analog refer- ence voltage	•Reference voltage input pin for A-D converter and D-A converter.					
AVss	Analog power source	•GND input pin for A-D converter and D-A converter. •Connect to Vss.					
RESET	Reset input	 Reset input pin for active "L". 	a de la companya de la				
Xin	Clock input	•Connect a ceramic resonator or a quartz-crystal oscillator	 Input and output pins for the main clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set 				
Хоит	Clock output	 the oscillation frequency. If an external clock is used, connect the clock source to the feedback resistor is built-in. 	ne XIN pin and leave the XOUT pin open. /				
VL1–VL3	LCD power source	 Input 0 ≤ VL1 ≤ VL2 ≤ VL3 voltage. Input 0 − VL3 voltage to LCD. (0 ≤ VL1 ≤ VL2 ≤ VL3 when a 	voltage is multiplied.)				
C1, C2	Charge-pump capacitor pin	•External capacitor pins for a voltage multiplier (3 times) of	LCD control.				
COM0-COM3	Common output	 LCD common output pins. COM2 and COM3 are not used at 1/2 duty ratio. COM3 is not used at 1/3 duty ratio. 					
SEG0-SEG17	Segment output	•LCD segment output pins.					
P00/SEG26- P07/SEG33	I/O port P0	 •8-bit I/O port. •CMOS compatible input level. •CMOS 3-state output structure. •Pull-up control is enabled. •I/O direction register allows each 8-bit pin to be programmed as either input or output. 	•LCD segment output pins				
P10/SEG34– P15/SEG39	I/O port P1	 •6-bit I/O port. •CMOS compatible input level. •CMOS 3-state output structure. •Pull-up control is enabled. •I/O direction register allows each 6-bit pin to be programmed as either input or output. 					
P16, P17	¢0	 •2-bit I/O port. •CMOS compatible input level. •CMOS 3-state output structure. •I/O direction register allows each pin to be individually pro •Pull-up control is enabled. 	grammed as either input or output.				
P20 – P27	I/O port P2	 •8-bit I/O port. •CMOS compatible input level. •CMOS 3-state output structure. •I/O direction register allows each pin to be individually programmed as either input or output. •Pull-up control is enabled. 	•Key input (key-on wake-up) interrupt input pins				
P30/SEG18 – P37/SEG25	Output port P3	 e-Boit output. e-CMOS 3-state output structure. e-Port output control is enabled. 	•LCD segment output pins				



Table 2 Pin description (2)

Pin	Name	Function	Function except a port function
P40	I/O port P4	•1-bit I/O port.	
		•CMOS compatible input level.	
		•N-channel open-drain output structure.	
		•I/O direction register allows this pin to be individually progr	rammed as either input or output.
P41/INT1,	-	•7-bit I/O port.	•INTi interrupt input pins
P42/INT2	-	•CMOS compatible input level.	
Ρ43/φ/Τουτ		•CMOS 3-state output structure.	 System clock φ output pin
	-	•I/O direction register allows each pin to be individually	•Timer 2 output pin
P44/RxD, P45/TxD.		programmed as either input or output.	•Serial I/O1 I/O pins
P45/1XD, P46/SCLK1,		•Pull-up control is enabled.	
P47/SRDY1			
P50/PWM0,	I/O port P5	•8-bit I/O port.	•PWM output pins
P51/PWM1	-	•CMOS compatible input level.	
P52/RTP0,		•CMOS 3-state output structure.	 Real time port output pins
P53/RTP1	-	•I/O direction register allows each pin to be individually	T
P54/CNTR0, P55/CNTR1		programmed as either input or output.	•Timer X, Y I/O pins
P56/DA1	-	•Pull-up control is enabled.	•D-A converter output pin
P57/ADT/DA2			•D-A converter output pin
F 3//AD 1/DA2			
P60/SIN2/AN0.	I/O port P6	•8-bit I/O port.	•A-D external trigger input pin
P61/SOUT2/AN1,		•CMOS compatible input level.	•A-D converter input pins
P62/SCLK21/AN2,		•CMOS 3-state output structure.	•Serial I/O2 I/O pins
P63/SCLK22/AN3	-	•I/O direction register allows each pin to be individually	•A-D converter input pins
P64/AN4-		programmed as either input or output.	
P67/AN7		•Pull-up control is enabled.	
P70/INT0	Input port P7	•1-bit input port.	•INTo interrupt input pin
P71–P77	I/O port P7	•7-bit I/O port.	
		•CMOS compatible input level.	
		•N-channel open-drain output structure.	
		•I/O direction register allows each pin to be individually pro-	grammed as either input or output
	Sub-clock output	•Sub-clock generating circuit I/O pins.	
Хсоит			



PART NUMBERING





GROUP EXPANSION

Renesas expands the 7560 group (A version) as follows.

Memory Type

Support for mask ROM version.

Memory Size

ROM size	. 32 K to 60 K bytes
RAM size	1024 to 2560 bytes

Packages

100P6Q-A	0.5	mm-pitch	plastic	molded	QFP
100P6S-A		mm-pitch	plastic	molded	QFP



Currently planning products are listed below.

Table 3 Support products

As of Jul. 2003

Part number	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks			
M37560M8A-XXXFP	32768 (32638)	1024	100P6S-A	Mask ROM version			
M37560M8A-XXXGP			100P6Q-A	Mask ROM version			
M37560MFA-XXXFP	61440	2560	100P6S-A	Mask ROM version			
M37560MFA-XXXGP	(61310)	2560	100P6Q-A	Mask ROM version			

FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 7560 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

The central processing unit (CPU) has six registers. Figure 6 shows the 740 Family CPU register structure.

[Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as arithmetic data transfer, etc., are executed mainly through the accumulator.

[Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

[Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

[Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

Figure 9 shows the operations of pushing register contents onto the stack and popping them from the stack. Table 6 shows the push and pop instructions of accumulator or processor status register.

Store registers other than those described in Figure 9 with program when the user needs them during interrupts or subroutine calls.

[Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.



Fig. 6 740 Family CPU register structure





Fig. 7 Register push and pop at interrupt generation and subroutine call

 Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

[Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

• Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

• Bit 1: Zero flag (Z)

The Z flag is set to "1" if the result of an immediate arithmetic operation or a data transfer is "0", and set to "0" if the result is anything other than "0".

• Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

• Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

• Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. When the BRK instruction is generated, the B flag is set to "1" automatically. When the other interrupts are generated, the B flag is set to "0", and the processor status register is pushed onto the stack.

• Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

• Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set to "1" if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the V flag.

Bit 7: Negative flag (N)

The N flag is set to "1" if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Instructions to set each bit of processor status register to "0" or "1"

21-2

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Instruction setting to "1"	SEC		SEI	SED	-	SET	-	_
Instruction setting to "0"	CLC		CLI	CLD	-	CLT	CLV	-



[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the system clock control bits, etc.

The CPU mode register is allocated at address 003B16.



2100

EOL SUL

Fig. 8 Structure of CPU mode register



MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.





0000	6 Port P0 register (P0)	002016	Timer X low-order register (TXL)
0001	6 Port P0 direction register (P0D)	002116	Timer X high-order register (TXH)
0002	⁶ Port P1 register (P1)	002216	Timer Y low-order register (TYL)
0003	⁶ Port P1 direction register (P1D)	002316	Timer Y high-order register (TYH)
0004	6 Port P2 register (P2)	002416	Timer 1 register (T1)
0005	6 Port P2 direction register (P2D)	002516	Timer 2 register (T2)
0006	⁶ Port P3 register (P3)	002616	Timer 3 register (T3)
0007	⁶ Port P3 output control register (P3C)	002716	Timer X mode register (TXM)
8000	6 Port P4 register (P4)	002816	Timer Y mode register (TYM)
0009	Port P4 direction register (P4D)	002916	Timer 123 mode register (T123M)
000A	6 Port P5 register (P5)	002A16	Tout/φ output control register (CKOUT)
000B	6 Port P5 direction register (P5D)	002B16	PWM control register (PWMCON)
000C	6 Port P6 register (P6)	002C16	PWM prescaler (PREPWM)
000D	6 Port P6 direction register (P6D)	002D16	PWM register (PWM)
000E	6 Port P7 register (P7)	002E16	Reserved area (Note)
000F	6 Port P7 direction register (P7D)	002F16	Reserved area (Note)
0010 ⁻	6	003016	Reserved area (Note)
0011	6	003116	Reserved area (Note)
0012 ⁻	6	003216	D-A1 conversion register (DA1)
0013 [,]	6	003316	D-A2 conversion register (DA2)
0014	A-D conversion low-order register (ADL)	003416	A-D control register (ADCON)
	⁶ Key input control register (KIC)	003516	A-D conversion high-order register (ADH)
0016 [,]	⁶ PULL register A (PULLA)		D-A control register (DACON)
0017	⁶ PULL register B (PULLB)	003716	Watchdog timer control register (WDTCON)
0018 [,]	Transmit/Receive buffer register(TB/RB)	003816	Segment output enable register (SEG)
0019 [,]	⁶ Serial I/O1 status register (SIO1STS)	003916	LCD mode register (LM)
001A	6 Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B	6 UART control register (UARTCON)	003B16	CPU mode register (CPUM)
001C	6 Baud rate generator (BRG)	003C16	Interrupt request register 1(IREQ1)
001D	6 Serial I/O2 control register (SIO2CON)	003D16	Interrupt request register 2(IREQ2)
001E-	6 Reserved area (Note)	003E16	Interrupt control register 1(ICON1)
001F	6 Serial I/O2 register (SIO2)	003F16	Interrupt control register 2(ICON2)
	Note: Do not write to the addresses of	reserved a	area.

Fig. 10 Memory map of special function register (SFR)



I/O PORTS Direction Registers

The I/O ports (ports P0, P1, P2, P4, P5, P6, P71–P77) have direction registers. Ports P16, P17, P4, P5, P6, and P71–P77 can be set to input mode or output mode by each pin individually. P00–P07 and P10-P15 are respectively set to input mode or output mode in a lump by bit 0 of the direction registers of ports P0 and P1 (see Figure 11).

When "0" is set to the bit corresponding to a pin, that pin becomes an input mode. When "1" is set to that bit, that pin becomes an output mode.

If data is read from a port set to output mode, the value of the port latch is read, not the value of the pin itself. A port set to input mode is floating. If data is read from a port set to input mode, the value of the pin itself is read. If a pin set to input mode is written to, only the port latch is written to and the pin remains floating.

Port P3 Output Control Register

Bit 0 of the port P3 output control register (address 000716) enables control of the output of ports P30–P37.

When the bit is set to "1", the port output function is valid.

When resetting, bit 0 of the port P3 output control register is set to "0" (the port output function is invalid) and pulled up.

or ar





Fig. 12 Structure of port P3 output control register



Pull-up Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P2, P4 to P6 can control pull-up with a program.

However, the contents of PULL register A and PULL register B do not affect ports set to output mode and the ports are no pulled up. The PULL register A setting is invalid for pins selecting segment output with the segment output enable register and the pins are not pulled up.



Fig. 13 Structure of PULL register A and PULL register B



Table 6 List of I/O port function (1)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram N
P00/SEG26- P07/SEG33	Port P0	Input/output, byte unit	CMOS compatible input level	LCD segment output	PULL register A Segment output enable	(1) (2)
			CMOS 3-state output		register	
P10/SEG34-	Port P1	Input/output,	CMOS compatible	LCD segment output	PULL register A	(1)
P15/SEG39		6-bit unit	input level CMOS 3-state output		Segment output enable register	(2)
P16 , P17		Input/output, individual bits	CMOS compatible input level		PULL register A	(4)
			CMOS 3-state output			
P20-P27	Port P2	Input/output,	CMOS compatible	Key input (key-on	PULL register A	-
		individual bits	input level	wake-up) interrupt	Interrupt control register 2	
			CMOS 3-state output	input	Key input control register	
P30/SEG18- P37/SEG25	Port P3	Output	CMOS 3-state output	LCD segment output	Segment output enable register	(3)
					Port P3 output control register	
P40	Port P4	Input/output, individual bits	CMOS compatible input level	0		(13)
			N-channel open-drain output	X		
P41/INT1, P42/INT2			CMOS compatible input level	INTi interrupt input	Interrupt edge selection register	(4)
Ρ43/φ/Τουτ			CMOS 3-state output	Timer 2 output	PULL register B	(12)
				System clock	Timer 123 mode register	
					Tout/φ output control register	
P44/RxD,				Serial I/O1 I/O	PULL register B	(5)
P45/TxD,					Serial I/O1 control register	(6)
P46/SCLK1, P47/SRDY1					Serial I/O1 status register	(7)
					UART control register	(8)
P50/PWM0,	Port P5	Input/output,	CMOS compatible	PWM output	PULL register B	(10)
P51/PWM1		individual bits	input level		PWM control register	
P52/RTP0,			CMOS 3-state output	Real time port output	PULL register B	(9)
P53/RTP1					Timer X mode register	
P54/CNTR0				Timer X I/O	PULL register B	(11)
					Timer X mode register	
P55/CNTR1				Timer Y input	PULL register B	(14)
					Timer Y mode register	
P56/DA1	*			DA1 output	PULL register B	(15)
					D-A control register	
P57/ADT/				DA2 output	PULL register B	(15)
DA2				A-D external trigger	D-A control register	
				input	A-D control register	

RENESAS

Table 7 List of I/O port function (2)

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No
P60/SIN2/AN0	Port P6	Input/ output, individual	CMOS compatible input level CMOS 3-state output	A-D converter input Serial I/O2 I/O	PULL register B A-D control register Serial I/O2 control	(17)
P61/SOUT2/ AN1	_	bits	Cinos S-siale output		register	(18)
P62/SCLK21/ AN2	-					(19)
P63/SCLK22 / AN3	-					(20)
P64/AN4- P67/AN7	-			A-D converter input	A-D control register PULL register B	(16)
P70/INT0	Port P7	Input	CMOS compatible input level	INTo interrupt input	Interrupt edge selection register	(23)
P71–P77		Input/ output,	CMOS compatible input level	6		(13)
		individual bits	N-channel open-drain output	0		
COM0-COM3	Common	Output	LCD common output	2	LCD mode register	(21)
SEG0-SEG17	Segment	Output	LCD segment output	6		(22)

Notes 1: How to use double-function ports as function I/O pins, refer to the applicable sections.

ior suuor

2: Make sure that the input level at each pin is either 0 V or Vcc before execution of the STP instruction. When an electric potential is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate and power source current may increase.

Rev.1.02 Jul 31, 2003 page 17 of 69













RENESAS







INTERRUPTS

Interrupts occur by seventeen sources: seven external, nine internal, and one software. When an interrupt request is accepted, the program branches to the interrupt jump destination address set in the vector address (see Table 8).

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt is accepted if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set to "0" or "1" by program.

Interrupt request bits can be set to "0" by program, but cannot be set to "1" by program.

The BRK instruction interrupt and reset cannot be disabled with any flag or bit. When the interrupt disable (I) flag is set to "1", all interrupt requests except the BRK instruction interrupt and reset are not accepted.

When several interrupt requests occur at the same time, the interrupts are received according to priority.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
- 2. The interrupt jump destination address is read from the vector table into the program counter.
- 3. The interrupt disable flag is set to "1" and the corresponding interrupt request bit is set to "0".



Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request	Remarks
		High	Low	Generating Conditions	
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
ΙΝΤο	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT1	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transmit shift or when transmission buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
CNTR ₀	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
CNTR1	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	12	FFE716	FFE616	At timer 1 underflow	
INT2	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
Serial I/O2	14	FFE316	FFE216	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Key input (Key-on wake-up)	15	FFE116	FFE016	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid at falling)
ADT	16	FFDF16	FFDE16	At falling edge of ADT input	Valid when ADT interrupt is selected External interrupt (valid at falling)
A-D conversion				At completion of A-D conversion	Valid when A-D interrupt is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes1: Vector addresses contain interrupt jump destination addresses.

2: Reset is not an interrupt. Reset has the higher priority than all interrupts.

Table 8 Interrupt vector addresses and priority



Notes on interrupts

When setting the followings, the interrupt request bit may be set to "1".

- •When switching external interrupt active edge
- Related register: Interrupt edge selection register (address 3A16) Timer X mode register (address 2716)

Timer Y mode register (address 2816)

•When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated Related register: Interrupt source selection bit of A-D control reg-

ister (bit 6 of address 3416)

When not requiring for the interrupt occurrence synchronous with these setting, take the following sequence.

①Set the corresponding interrupt enable bit to "0" (disabled).

- ②Set the interrupt edge select bit (polarity switch bit) or the interrupt source selection bit.
- ③Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.

④Set the corresponding interrupt enable bit to "1" (enabled).





Key Input Interrupt (Key-on Wake Up)

The key input interrupt is enabled when any of port P2 is set to input mode and the bit corresponding to key input control register is set to "1".

A Key input interrupt request is generated by applying "L" level voltage to any pin of port P2 of which key input interrupt is en-

abled. In other words, it is generated when AND of input level goes from "1" to "0". A connection example of using a key input interrupt is shown in Figure 22, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.



Fig. 20 Connection example when using key input interrupt and port P2 block diagram

RENESAS

The key input interrupt is controlled by the key input control register and the port direction register. When enabling the key input interrupt, set "1" to the key input control bit. A key input can be accepted from pins set as the input mode in ports P20-P27.



Fig. 21 Structure of key input control register



TIMERS

The 7560 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".



Fig. 22 Timer block diagram



Timer X

Timer X is a 16-bit timer and is equipped with the timer latch. The division ratio of timer X is given by 1/(n+1), where n is the value in the timer latch. Timer X is a down-counter. When the contents of timer X reach "000016", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the timer X interrupt request bit is set to "1".

Timer X can be selected in one of four modes by the timer X mode register and can be controlled the timer X write and the real time port.

(1) Timer mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Pulse output mode

Each time the timer underflows, a signal output from the CNTRo pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the P54/CNTRo pin to output mode (set "1" to bit 4 of port P5 direction register).

(3) Event counter mode

The timer counts signals input through the CNTR0 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the P54/ CNTR0 pin to input mode (set "0" to bit 4 of port P5 direction register).

(4) Pulse width measurement mode

The count source is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). If CNTRo active edge switch bit is "0", the timer counts while the input signal of CNTRo pin is at "H". If it is "1", the timer counts while the input signal of CNTRo pin is at "L". When using a timer in this mode, set the P54/CNTRo pin to input mode (set "0" to bit 4 of port P5 direction register).

•Read and write to timer X high-order, low-order registers

When reading and writing to the timer X high-order and low-order registers, be sure to read/write both the timer X high- and low-order registers.

When reading the timer X high-order and low-order registers, read the high-order register first. When writing to the timer X high-order and low-order registers, write the low-order register first. The timer X cannot perform the correct operation if the next operation is performed.

•Write operation to the high- or low-order register before reading the timer X low-order register

•Read operation from the high- or low-order register before writing to the timer X high-order register

Timer X Write Control

Which write control can be selected by the timer X write control bit (bit 0) of the timer X mode register (address 002716), writing data to both the latch and the timer at the same time or writing data only to the latch. When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the timer X register and the timer is updated at next underflow. After reset, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the timer X register. The write operation is independent of timer X count operation, operating or stopping.

When the value is written in latch only, a value is simultaneously set to the timer X and the timer X latch if the writing in the highorder register and the underflow of timer X are performed at the same timing. Unexpected value may be set in the high-order timer on this occasion.

Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to "1" after set of the real time port data, data are output independent of the timer X operation.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X. Before using this function, set the P52/RTP0, P53/RTP1 pins to output mode (set "1" to bits 2, 3 of port P5 direction register).

■Note on CNTR0 interrupt active edge selection

CNTR₀ interrupt active edge depends on the CNTR₀ active edge switch bit.



Fig. 23 Structure of timer X mode register



Timer Y

Timer Y is a 16-bit timer and is equipped with the timer latch. The division ratio of timer Y is given by 1/(n+1), where n is the value in the timer latch. Timer Y is a down-counter. When the contents of timer Y reach "000016", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the timer Y interrupt request bit is set to "1".

Timer Y can be selected in one of four modes by the timer Y mode register.

(1) Timer mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Period measurement mode

CNTR1 interrupt request is generated at rising or falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for this, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising or falling of CNTR1 pin input signal is retained until the next valid edge is input.

The rising or falling timing of CNTR1 pin input signal can be discriminated by CNTR1 interrupt. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

(3) Event counter mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

(4) Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the P55/CNTR1 pin to input mode (set "0" to bit 5 of port P5 direction register).

■Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the value of the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the value of CNTR1 active edge switch bit.





Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers and is equipped with the timer latch. The count source for each timer can be selected by the timer 123 mode register.

The division ratio of each timer is given by 1/(n+1), where n is the value in the timer latch. All timers are down-counters. When the contents of the timer reach "0016", an underflow occurs at the next count pulse and the contents of the timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".

When a value is written to the timer 1 register and the timer 3 register, a value is simultaneously set as the timer latch and the timer. When the timer 1 register, the timer 2 register, or the timer 3 register is read, the count value of the timer can be read.

•Timer 2 Write Control

Which write can be selected by the timer 2 write control bit (bit 2) of the timer 123 mode register (address 002916), writing data to both the latch and the timer at the same time or writing data only to the latch. When the operation "writing data only to the latch" is selected, the value is set to the timer 2 latch by writing data to the timer 2 register and the timer 2 is updated at next underflow. After reset, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the timer 2 latch and the timer 2 at the same time by writing data to the timer 2 register.

If the value is written in latch only, a value is simultaneously set to the timer 2 and the timer 2 latch when the writing in the highorder register and the underflow of timer 2 are performed at the same timing.

•Timer 2 Output Control

When the timer 2 (TOUT) output is enabled by the TOUT/ ϕ output enable bit and the TOUT/ ϕ output selection bit, an inversion signal from the TOUT pin is output each time timer 2 underflows. In this case, set the P43/ ϕ /TOUT pin to output mode (set "1" to bit 3 of port P4 direction register).

Note on Timer 1 to Timer 3

When the count source of timers 1 to 3 is changed, the timer counting value may become arbitrary value because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may become undefined value because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.



Fig. 25 Structure of timer 123 mode register



SERIAL I/O Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode is selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O mode, the transmitter and the receiver must use the same clock as an operation clock.

When an internal clock is selected as an operation clock, transmit or receive is started by a write signal to the transmit buffer register.

When an external clock is selected as an operation clock, serial I/ O1 becomes the state where transmit or receive can be performed by a write signal to the transmit buffer register. Transmit and receive are started by input of an external clock.



Fig. 26 Block diagram of clock synchronous serial I/O1





(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) is selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address (001816) in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted during transmitting, and the receive buffer register can hold received one-byte data while the next one-byte data is being received.



Fig. 28 Block diagram of UART serial I/O1



Fig. 29 Operation of UART serial I/O1 function



[Transmit Buffer/Receive Buffer Register (TB/ RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is writeonly and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

[Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is set to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set to "1". A write signal to the serial I/O1 status register sets all the error flags (OE, PE, FE, and SE) (bit 3 to bit 6, respectively) to "0". Writing "0" to the serial I/O1 enable bit (SIOE) also sets all the status flags to "0", including the error flags.

All bits of the serial I/O1 status register are set to "0" at reset, but if the transmit enable bit of the serial I/O1 control register has been set to "1", the transmit shift register shift completion flag and the transmit buffer empty flag become "1".

[Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

[UART Control Register (UARTCON)] 001B16

The UART control register consists of the bits which set the data format of an data transmit and receive, and the bit which sets the output structure of the P45/TxD pin.

[Baud Rate Generator (BRG)] 001C16

The baud rate generator is the 8-bit counter equipped with a reload register. Set the division value of the BRG count source to the baud rate generator.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O1 transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronous with the transmission enabled, take the following sequence.

①Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).②Set the transmit enable bit to "1".

③Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instructions have been executed.

Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).

9 koont



Fig. 30 Structure of serial I/O1 control registers



Serial I/O2

Serial I/O2 can be used only for clock synchronous serial I/O. For serial I/O2, the transmitter and the receiver must use the same clock as a synchronous clock. When an internal clock is selected as a synchronous clock, the serial I/O2 is initialized and, transmit and receive is started by a write signal to the serial I/O2 register.

When an external clock is selected as an synchronous clock, the serial I/O2 counter is initialized by a write signal to the serial I/O2 register, serial I/O2 becomes the state where transmission or reception can be performed. Write to the serial I/O2 register while SCLK21 is "H" state when an external clock is selected as an synchronous clock.

Either P62/SCLK21 or P63/SCLK22 pin can be selected as an output pin of the synchronous clock. In this case, the pin that is not selected as an output pin of the synchronous clock functions as a I/ O port.

[Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight control bits for the serial I/O2 functions. After setting to this register, write data to the serial I/O2 register and start transmit and receive.






Serial I/O2 Operating

The serial I/O2 counter is initialized to "7" by writing to the serial I/O2 register.

After writing, whenever a synchronous clock changes from "H" to "L", data is output from the SOUT2 pin. Moreover, whenever a synchronous clock changes from "L" to "H", data is taken in from the SIN2 pin, and 1 bit shift of the serial I/O2 register is carried out simultaneously.

When the internal clock is selected as a synchronous clock, it is as follows if a synchronous clock is counted 8 times.

- •Serial I/O2 counter = "0"
- •Synchronous clock stops in "H" state
- •Serial I/O2 interrupt request bit = "1"

The SOUT2 pin is in a high impedance state after transfer is com-

When the external clock is selected as a synchronous clock, if a synchronous clock is counted 8 times, the serial I/O2 interrupt request bit is set to "1", and the SOUT2 pin holds the output level of D7. However, if a synchronous clock continues being input, the shift of the serial I/O2 register is continued and transmission data continues being output from the SOUT2 pin.



Fig. 33 Timing of serial I/O2 function

PULSE WIDTH MODULATION (PWM)

The 7560 group has a PWM function with an 8-bit resolution, using f(XIN) or f(XIN)/2 as a count source.

Data Setting

The PWM output pins are shared with ports P50 and P51. Set the PWM period by the PWM prescaler, and set the period during which the output pulse is an "H" by the PWM register.

If PWM count source is f(XIN) and the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255) :

PWM period = $255 \times (n+1)/f(XIN)$

= 31.875 X (n+1) μ s (when f(XIN) = 8 MHz) Output pulse "H" period = PWM period X m/255 = 0.125 X (n+1) X m μ s



PWM Operation

When either bit 1 (PWM0 function enable bit) or bit 2 (PWM1 function enable bit) of the PWM control register or both bits are enabled, operation starts from initializing status, and pulses are output starting at "H". When one PWM output is enabled and that the other PWM output is enabled, PWM output which is enabled to output later starts pulse output from halfway of PWM period (see Figure 37).

When the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.







Fig. 35 Block diagram of PWM function





Auci

Fig. 37 PWM output timing when PWM register or PWM prescaler is changed

RENESAS

A-D CONVERTER [A-D Conversion Low-Order Register (ADL)] 001416 [A-D Conversion High-Order Register (ADH)] 003516

The A-D conversion registers are read-only registers that store the result of an A-D conversion . When reading this register during an A-D conversion, the previous conversion result is read.

The high-order 8 bits of a conversion result is stored in the A-D conversion high-order register (address 003516), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion low-order register (address 001416).

Bit 0 of the A-D conversion low-order register is the conversion mode selection bit. When this bit is set to "0", that becomes the 10-bit A-D mode. When this bit is set to "1", that becomes the 8-bit A-D mode.

[A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 indicates the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then it is set to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion.

Bit 4 is the VREF input switch bit which controls connection of the resistor ladder and the reference voltage input pin (VREF). The resistor ladder is always connected to VREF when bit 4 is set to "1". When bit 4 is set to "0", the resistor ladder is cut off from VREF except for A-D conversion performed. When bit 5, which is the AD external trigger valid bit, is set to "1", A-D conversion starts also by a falling edge of an ADT input. When using an A-D external trigger, set the P57/ADT pin to input mode (set "0" to bit 7 of port P5 direction register).

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and VREF by 256 (when 8-bit A-D mode) or 1024 (when 10-bit A-D mode), and outputs the divided voltages.

Channel Selector

The channel selector selects one of the input ports P67/AN7-P60/AN0.

Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD converter interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A-D conversion. Use the clock divided from the main clock f(XIN) as the system clock ϕ .



Fig. 38 Structure of A-D converter-related registers







D-A Converter

The 7560 group has a D-A converter with 8-bit resolution and 2 channels (DA1, DA2).

The D-A converter is started by setting the value in the D-A conversion register. When the DA1 output enable bit or the DA2 output enable bit is set to "1", the result of D-A conversion is output from the corresponding DA pin. When using the D-A converter, set the P56/DA1 pin and the P57/DA2 pin to input mode (set "0" to bits 6, 7 of port P5 direction register) and the pull-up resistor should be in the OFF state (set "0" to bit 3 of PULL register B) previously. The output analog voltage V is determined by the value n (base

10) in the D-A conversion register as follows:

V=VREF X n/256 (n=0 to 255) Where VREF is the reference voltage.

At reset, the D-A conversion registers are set to "0016", the DA1 output enable bit and the DA2 output enable bit are set to "0", and the P56/DA1 pin and the P57/DA2 pin goes to high impedance state. The DA converter is not buffered, so connect an external buffer when driving a low-impedance load.

■ Note on applied voltage to VREF pin

When these pins are used as D-A conversion output pins, the Vcc level is recommended for the applied voltage to VREF pin. When the voltage below Vcc level is applied, the D-A conversion accuracy may be worse.

01°



Fig. 41 Structure of D-A control register



Fig. 42 Block diagram of D-A converter



Rev.1.02 Jul 31, 2003 page 41 of 69



LCD DRIVE CONTROL CIRCUIT

The 7560 group has the Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- •Segment output enable register
- LCD mode register
- Voltage multiplier
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD

enable bit is set to "1" (LCD ON) after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 9 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel
2	80 dots
2	or 8 segment LCD 10 digits
3	120 dots
3	or 8 segment LCD 15 digits
4	160 dots
4	or 8 segment LCD 20 digits



RENESAS





Voltage Multiplier (3 Times)

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1.

Set each bit of the segment output enable register and the LCD mode register in the following order for operating the voltage multiplier.

- 1. Set the segment output enable bits (bits 0 to 5) of the segment output enable register to "0" or "1".
- Set the duty ratio selection bits (bits 0 and 1), the bias control bit (bit 2), the LCD circuit divider division ratio selection bits (bits 5 and 6), and the LCDCK count source selection bit (bit 7) of the LCD mode register to "0" or "1".
- 3. Set the LCD output enable bit (bit 6) of the segment output enable register to "1" (enabled). Apply the limit voltage or less to the VL1 pin.
- Set the voltage multiplier control bit (bit 4) of the LCD mode register to "1" (voltage multiplier enabled). However, be sure to select 1/3 bias for bias control.

When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.

Notes on Voltage Multiplier

When using the voltage multiplier, apply the limit voltage or less to the VL1 pin, then set the voltage multiplier control bit to "1" (enabled).

When not using the voltage multiplier, set the LCD output enable bit to "1", then apply proper voltage to the LCD power input pins (VL1–VL3). When the LCD output enable bit is set to "0" (disabled) (during reset is included), the VL3 pin is connected to VCc inside of this microcomputer. When the voltage exceeding VCc is applied to VL3, apply VL3 voltage after setting the LCD output enable bit to "1" (enabled).

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1–VL3), apply the voltage shown in Table 10 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table TV bias control and applied voltage to vL1-VL	Table 10	Bias control and applied voltage to VL1-VL3
---	----------	---

Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD
1/2 bias	VL1=1/3 VLCD VL3=VLCD VL2=VL1=1/2 VLCD

Note : VLCD is the maximum value of supplied voltage for the LCD panel.



Fig. 46 Example of circuit at each bias



Common Pin and Duty Ratio Control

The common pins (COM $_{0}\text{-COM}_{3})$ to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

After reset, the VCC (VL3) voltage is output from the common pins.

Table 11 Duty ratio control and common pins used

Duty	Duty ratio s	election bits	Common pins used
ratio	Bit 1	Bit 0	Common pins used
2	0 1		COM ₀ , COM ₁ (Note 1)
3	1	0	COM0-COM2 (Note 2)
4	1	1	COM0-COM3

Notes 1: COM2 and COM3 are open.

2: COM3 is open.

Segment Signal Output Pins

Segment signal output pins are classified into the segment-only pins (SEG0–SEG17), the segment or output port pins (SEG18–SEG25), and the segment or I/O port pins (SEG26–SEG39).

Segment signals are output according to the bit data of the LCD RAM corresponding to the duty ratio. After reset, a VCC (=VL3) voltage is output to the segment-only pins and the segment/output port pins are the high impedance condition and pulled up to VCC (=VL3) voltage.

Also, the segment/I/O port pins(SEG₂₆–SEG₃₉) are set to input mode as I/O ports, and Vcc (=VL₃) is applied to them by pull-up resistor.

Addresses 004016 to 005316 are the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The frequency of internal signal LCDCK decided LCD drive timing and the frame frequency can be determined with the following equation:

f(LCDCK)= (frequency of count source for LCDCK) (divider division ratio for LCD)
(divider division ratio for LCD)
Frame frequency= f(LCDCK) duty ratio
derou

Bit Address	7	6	5	4	3	2	1	0	
	COM ₃		COM1	COM ₀	COM ₃		COM1	COM	
004016		-	G1			-	Go		
004116			G₃				G2		
004216			G₅				G4		
004316			G7				G6		
004416		SEG9					G8		
004516		SEG11				SEG10			
004616		SEG13			SEG ₁₂				
004716		SEG15				SEG14			
004816		-	G17		SEG ₁₆				
004916			G19		SEG18				
004A16			G21		SEG20				
004B16		SE	G23		SEG22				
004C16			G25		SEG24				
004D16			G27		SEG ₂₆				
004E16		SEG29			SEG29 SEG28				
004F16		SEG31			SEG30				
005016		SEG33			SEG32				
005116		SEG35			SEG34				
005216			G37		SEG36				
005316		SE	G39			SE	G38		

Fig. 47 LCD display RAM map





Fig. 48 LCD drive waveform (1/2 bias)



RENESAS

Watchdog Timer

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software runaway).

The watchdog timer consists of an 8-bit watchdog timer L and a 6bit watchdog timer H. At reset or writing to the watchdog timer control register (address 003716), the watchdog timer is set to "3FFF16". When any data is not written to the watchdog timer control register (address 003716) after reset, the watchdog timer is stopped. The watchdog timer starts to count down from "3FFF16" by writing to the watchdog timer control register and an internal reset occurs at an underflow. Accordingly, when using the watchdog timer function, write the watchdog timer control register before an underflow. The watchdog timer does not function when writing to the watchdog timer control register has not been done after reset. When not using the watchdog timer, do not write to it. When the watchdog timer control register is read, the following values are read:

- •value of high-order 6-bit counter
- value of STP instruction disable bit
- •value of count source selection bit.

When the STP instruction disable bit is "0", the STP instruction is enabled. The STP instruction is disabled when this bit is set to "1". If the STP instruction which is disabled is executed, it is processed as an undefined instruction, so that a reset occurs internally.

This bit can be set to "1" but cannot be set to "0" by program. This bit is "0" after reset.

When the watchdog timer H count source selection bit is "0", the detection time is set to 8.19 s at f(XCIN) = 32 kHz and 32.768 ms at f(XIN) = 8 MHz.

When the watchdog timer H count source selection bit is "0", the detection time is set to 32 ms at f(XCIN) = 32 kHz and 128 μ s at f(XIN) = 8 MHz. There is no difference in the detection time between the middle-speed mode and the high-speed mode.









Fig. 52 Timing of reset output

Tout/ ϕ OUTPUT FUNCTION

The system clock ϕ or timer 2 divided by 2 (TOUT output) can be output from port P43 by setting the TOUT/ ϕ output enable bit of the timer 123 mode register and the TOUT/ ϕ output control register. Set the P43/ ϕ /TOUT pin to output mode (set "1" to bit 3 of port P4 direction register) when outputting TOUT/ ϕ .



Fig. 53 Structure of Tout/o output-related registers



RESET CIRCUIT

When the power source voltage is within limits, and main clock XIN-XOUT is stable, or a stabilized clock is input to the XIN pin, if the RESET pin is held at an "L" level for 2 μ s or more, the microcomputer is in an internal reset state. Then the RESET pin is returned to an "H" level, reset is released after approximate 8200 cycles of f(XIN), the program in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc(min.) for the power source voltage of Vcc(min.).

*Vcc(min.) = Minimum value of power supply voltage limits applied to Vcc pin



Fig. 55 Reset Sequence

	,	Address	Register contents		
(1)	Port P0 direction register	0001 16	0016		
(2)	Port P1 direction register	000316	0016		
(3)	Port P2 direction register	000516	0016		
(4)	Port P3 output control register	000716	0016		
(5)	Port P4 direction register	000916	0016		
(6)	Port P5 direction register	000B16	0016		
(7)	Port P6 direction register	000D16	0016		
(8)	Port P7 direction register	000F16	0016		
(9)	AD conversion low-order register	001416	X X 0 0 0 0 1		
(10) Key input control register	001516	0016	Juct	
(11) PULL register A	0016 16	3F16	6.7	
(12) PULL register B	001716	0016		
(13) Serial I/O1 status register	001916	10000000		
(14) Serial I/O1 control register	001A16	0016	0	
(15) UART control register	001B16	1 1 1 0 0 0 0 0		
(16) Serial I/O2 control register	001D16	0016		
(17) Timer X low-order register	002016	FF16		
(18) Timer X high-order register	0021 16	FF16		
(19) Timer Y low-order register	002216	FF16		
(20) Timer Y high-order register	002316	FF16		
(21) Timer 1 register	002416	FF16		
(22) Timer 2 register	002516	0116		
(23) Timer 3 register	002616	FF16		
(24) Timer X mode register	002716	0016		
(25) Timer Y mode register	002816	0016		
(26) Timer 123 mode register	002916	0016		
(27) Tout/	002A16	0016		
(28) PWM control register	002B16	0016		
(29) D-A1 conversion register	003216	0016		
(30	D-A2 conversion register	003316	0016		
(31	A-D control register	003416	00001000		
(32) D-A control register	003616	0016		
(33) Watchdog timer control register	003716	0 0 1 1 1 1 1 1		
(34) Segment output enable register	003816	0016		
(35) LCD mode register	003916	0016		
(36) Interrupt edge selection register	003A16	0016		
(37) CPU mode register	003B16	0 1 0 0 1 0 0 0		
(38) Interrupt request register 1	003C16	0016		
(39) Interrupt request register 2	003D16	0016		
(40) Interrupt control register 1	003E16	0016		
(41) Interrupt control register 2	003F16	0016		
(42) Processor status register	(PS)	XXXXXXIXX		
(43) Program counter	(РСн)	Contents of address FFFD16		
		(PCL)	Contents of address FFFC16		
(44) Watchdog timer (high-order)		3F16		
) Watchdog timer (low-order)		FF16		
		niotore ca		ottor	
Not	e: The contents of all other regressed, so they must be initial			aller	
	X : Undefined				

Fig. 56 Internal state of microcomputer immediately after reset



CLOCK GENERATING CIRCUIT

The 7560 group has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub-clock XCIN-XCOUT oscillation circuit. An oscillation circuit can be formed by connecting an oscillator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the oscillator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT since a resistor does not exist between them.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external oscillator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins go to high-impedance state.

Frequency Control (1) Middle-speed mode

The clock input to the XIN pin is divided by 8 and it is used as the system clock $\phi.$

After reset, this mode is selected.

(2) High-speed mode

The clock input to the XIN pin is divided by 2 and it is used as the system clock ϕ .

(3) Low-speed mode

- The clock input to the XCIN pin is divided by 2 and it is used as the system clock *φ*.
- •A low-power consumption operation can be realized by stopping the main clock in this mode. To stop the main clock, set the main clock stop bit of the CPU mode register to "1".

When the main clock is restarted, after setting the main clock stop bit to "0", set enough time for oscillation to stabilize by program.

Note: If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency in the condition that f(XIN) > 3•f(XCIN).

Oscillation Control (1) Stop mode

If the STP instruction is executed, the system clock ϕ stops at an "H" level, and main and sub clock oscillators stop.

In this time, values set previously to timer 1 latch and timer 2 latch are loaded automatically to timer 1 and timer 2. Before the STP instruction, set the values to generate the wait time required for oscillation stabilization to timer 1 latch and timer 2 latch (low-order 8 bits are set to timer 1, high-order 8 bits are set to timer 2). Either f(XIN) or f(XCIN) divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.

The bits of the timer 123 mode register except bit 4 are set to "0". Set the timer 1 and timer 2 interrupt enable bits to "0" before executing the STP instruction.

Oscillation restarts at reset or when an external interrupt is received, but the system clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize when a ceramic resonator is used.

(2) Wait mode

If the WIT instruction is executed, only the system clock ϕ stops at an "H" state. The states of main clock and sub clock are the same as the state before the executing the WIT instruction, and oscillation does not stop. Since supply of internal clock ϕ is started immediately after the interrupt is received, the instruction can be executed immediately.



Fig. 57 Oscillator circuit



Fig. 58 External clock input circuit





Fig. 59 Clock generating circuit block diagram





Fig. 60 State transitions of system clock

RENESAS

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags (T flag, D flag, etc.) which affect program execution.

Interrupt

When the contents of an interrupt request bits are changed by the program, execute a BBC or BBS instruction after at least one instruction. This is for preventing executing a BBC or BBS instruction to the contents before change.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

Use instructions such as LDM and STA, etc., to set the port direction registers.

The contents of the port direction registers cannot be read. The following cannot be used:

- LDA instruction
- The memory operation instruction when the T flag is "1"
- The bit-test instruction (BBC or BBS, etc.)
- The read-modify-write instruction (calculation instruction such as ROR etc., bit manipulation instruction such as CLB or SEB etc.)
- The addressing mode which uses the value of a direction register as an index

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

The TxD pin of serial I/O1 retains the level then after transmission is completed.

In serial I/O2 selecting an internal clock, the SOUT2 pin goes to high impedance state after transmission is completed.

In serial I/O2 selecting an external clock, the SOUT2 pin retains the level then after transmission is completed.

A-D Converter

The input to the comparator is combined by internal capacitors. Therefore, since conversion accuracy may be worse by losing of an electric charge when the conversion speed is not enough, make sure that f(XIN) is at least 500 kHz during an A-D conversion.

The normal operation of A-D conversion cannot be guaranteed when performing the next operation:

- •When writing to CPU mode register during A-D conversion operation
- •When writing to A-D control register during A-D conversion operation
- •When executing STP instruction or WIT instruction during A-D conversion operation

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the system clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the system clock ϕ depends on the main clock division ratio selection bit and the system clock selection bit.



NOTES ON USE Countermeasures Against Noise

(1) Shortest wiring length

① Wiring for RESET pin

Make the length of wiring which is connected to the $\overrightarrow{\mathsf{RESET}}$ pin as short as possible. Especially, connect a capacitor across the $\overrightarrow{\mathsf{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20 mm).

Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.





⁽²⁾ Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.

Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.



Fig. 62 Wiring for clock I/O pins

(2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately 0.1 μ F bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the VSS pin and the VCC pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.



Fig. 63 Bypass capacitor across the Vss line and the Vcc line



(3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.

Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

① Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

② Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.



Fig. 64 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

(4) Analog input

The analog input pin is connected to the capacitor of a comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A-D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A-D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A-D conversion accuracy, and the amount of proof of noise incorrect operation may differ from the ideal values.

When these products are used switching, perform system evaluation for each product of every after confirming product specification.



ROM ORDERING METHOD

1.Mask ROM Order Confirmation Form

2.Mark Specification Form

- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/

totamounced product



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Table 12 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 6.5	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P40–P47, P50–P57, P60–P67		-0.3 to Vcc +0.3	V
VI	Input voltage P70–P77		-0.3 to Vcc +0.3	V
VI	Input voltage VL1	All voltages are based on VSS.	-0.3 to VL2	V
VI	Input voltage VL2	Output transistors are cut off.	VL1 to VL3	V
VI	Input voltage VL3		VL2 to 6.5	V
VI	Input voltage C1, C2		-0.3 to 6.5	V
VI	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage C1, C2		-0.3 to 6.5	V
Vo	Output voltage P00–P07, P10–P15, P30–P37	At output port	-0.3 to Vcc	V
VU		At segment output	-0.3 to VL3	V
Vo	Output voltage P16, P17, P20–P27, P40–P47, P50–P57, P60–P67, P71–P77	0	-0.3 to Vcc +0.3	V
Vo	Output voltage VL3		-0.3 to 6.5	V
Vo	Output voltage VL2, SEG0-SEG17		-0.3 to VL3	V
Vo	Output voltage XOUT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

G

RECOMMENDED OPERATING CONDITIONS

Table 13 Recommended operating conditions (1) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter				Limits		
Symbol				Min.	Тур.	Max.	Unit
Vcc	Power source voltage	High-speed mode	f(XIN) = 10 MHz	4.5	5.0	5.5	V
(Note 1)	(Note 1)		f(XIN) = 8 MHz	4.0	5.0	5.5	V
	2010		f(XIN) = 6 MHz	3.0	5.0	5.5	V
			f(XIN) = 4 MHz	2.0	5.0	5.5	V
			f(XIN) = 10 MHz	3.0	5.0	5.5	V
			f(XIN) = 8 MHz	2.0	5.0	5.5	V
			f(XIN) = 6 MHz	1.8	5.0	5.5	V
		Low-speed mode		1.8	5.0	5.5	V
		At start oscillating (Note 2)		0.15 X f+1.3			V
Vss	Power source voltage				0		V
Vli	Power source voltage	At using voltage multip	lier	1.3	1.8	2.1	V
Vref	A-D, D-A conversion reference voltage			2.0		Vcc	V
AVss	Analog power source voltage				0		V
VIA	Analog input voltage AN0-AN7			AVss		Vcc	V

Notes 1: When using the A-D or D-A converter, refer to "A-D Converter Characteristics" or "D-A Converter characteristics".

2: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power suppl voltage is low and high frequency oscillator is used, an oscillation start will require sufficient conditions.

f: This is an oscillator's oscillation frequency. For example, when oscillation frequency is 8 MHz, substitute "8".



Symbol	Parameter			Limits			
Symbol		T arameter		Тур.	Max.	Unit	
Vih	"H" input voltage	P00–P07, P10–P17, P40, P43, P45, P47, P50–P53, P56, P61, P64–P67, P71–P77	0.7 Vcc		Vcc	V	
Vih	"H" input voltage	P20–P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0.8 Vcc		Vcc	V	
Vih	"H" input voltage	RESET	0.8 Vcc		Vcc	V	
Vih	"H" input voltage	Xin	0.8 Vcc		Vcc	V	
VIL	"L" input voltage	P00–P07, P10–P17, P40, P43, P45, P47, P50–P53, P56, P61, P64–P67, P71–P77	0		0.3 Vcc	V	
VIL	"L" input voltage	P20–P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0	X	0.2 Vcc	V	
VIL	"L" input voltage	RESET	0	1	0.2 Vcc	V	
VIL	"L" input voltage	Xin	0		0.2 Vcc	V	

Table 14 Recommended operating conditions (2) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Table 15 Recommended operating conditions (3) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

				Limits		
Symbol		Parameter	Min.	Тур.	Max.	- Unit
Σ IOH(peak)	"H" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			-20	mA
Σ IOH(peak)	"H" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			-20	mA
Σ IOL(peak)	"L" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			20	mA
Σ IOL(peak)	"L" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			20	mA
Σ IOL(peak)	"L" total peak output current	P40, P71–P77 (Note 1)			80	mA
Σ IOH(avg)	"H" total average output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			-10	mA
Σ IOH(avg)	"H" total average output current	P41–P47, P50–P57, P60–P67 (Note 1)			-10	mA
ΣIOL(avg)	"L" total average output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P41–P47, P50–P57, P60–P67 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P40, P71–P77 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P15, P30–P37 (Note 2)			-1.0	mA
IOH(peak)	"H" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			-5.0	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P15, P30–P37 (Note 2)			5.0	mA
IOL(peak)	"L" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			10	mA
IOL(peak)	"L" peak output current	P40, P71–P77 (Note 2)			20	mA
IOH(avg)	"H" average output current	P00–P07, P10–P15, P30–P37 (Note 3)			-0.5	mA
IOH(avg)	"H" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 3)			-2.5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P15, P30–P37 (Note 3)			2.5	mA
IOL(avg)	"L" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 3)			5.0	mA
IOL(avg)	"L" average output current	P40, P71–P77 (Note 3)			10	mA

Notes1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is an average value measured over 100 ms.

Cumhal	Parameter	Test conditions		Limits		
Symbol			Min.	Тур.	Max.	Unit
f(CNTR0)	Input frequency for timers X and Y	$(4.5 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V})$			5.0	MHz
f(CNTR1)	(duty cycle 50%)	$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$			2XVcc-4	MHz
		(2.0 V ≤ VCC < 4.0 V)			Vcc	MHz
		(VCC < 2.0 V)			5XVcc-8	MHz
f(XIN)	Main clock input oscillation frequency (Note 1)	High-speed mode (4.5 V \leq Vcc \leq 5.5 V)			10.0	MHz
		High-speed mode (4.0 V \leq VCC < 4.5 V)			4XVcc-8	MHz
		High-speed mode (2.0 V \leq Vcc < 4.0 V)		×.	2XVcc	MHz
		Middle-speed mode (Note 3) $(3.0 V \le VCC \le 5.5 V)$		5	10.0	MHz
		Middle-speed mode (Note 3) (2.0 V \leq Vcc \leq 5.5 V)			8.0	MHz
		Middle-speed mode (Note 3)			6.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (At duty 50 %) (Notes 2, 3)			32.768	50	kHz

Table 16 Recommended operating conditions (4) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Notes 1: When using the A-D or D-A converter, refer to "A-D Converter Characteristics" or "D-A Converter characteristics".

2: When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

3: The oscillation start voltage and the oscillation start time differ in accordance with an oscillator, a circuit constant, or temperature, etc. When power suppl voltage is low and high frequency oscillator is used, an oscillation start will require sufficient conditions.



Currente e l	Devenuetor	To at a set dition a		Limits		1.1.4.14
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	"H" output voltage	IOH = -1 mA	Vcc-2.0			V
Vон	P00–P07, P10–P15, P30–P37	IOH = -0.25 mA Vcc = 2.2 V	Vcc-0.8			V
		Юн = –5 mA	Vcc-2.0			V
Vон	"H" output voltage P16, P17, P20–P27, P41–P47, P50–P57,	IOH = -1.5 mA	Vcc-0.5			V
	P60–P67	IOH = -1.25 mA Vcc = 2.2 V	Vcc-0.8			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.5 mA			0.5	V
	P00–P07, P10–P15, P30–P37	IOL = 1.25 mA VCC = 2.2 V		~	0.8	V
		IOL = 10 mA			2.0	V
Vol	"L" output voltage P16, P17, P20–P27, P41–P47, P50–P57,	IOL = 3.0 mA			0.5	V
	P60–P67	IOL = 2.5 mA VCC = 2.2 V	0		0.8	V
	"L" output voltage	IOL = 10 mA			0.5	V
Vol	P40, P71–P77	IOL = 5 mA Vcc = 2.2 V			0.3	V
Vt+ – Vt–	Hysteresis INT0–INT2, ADT, CNTR0, CNTR1, P20–P27			0.5		V
Vt+ – Vt–	Hysteresis SCLK, RXD, SIN2			0.5		V
VT+ – VT–	Hysteresis RESET	Vcc = 2.0 V to 5.0 V		0.5		V
Ін	"H" input current P00–P07, P10–P17, P20–P27, P40–P47, P50–P57, P60–P67, P70–P77	VI = VCC			5.0	μΑ
Іін	"H" input current RESET	VI = VCC			5.0	μΑ
Іін	"H" input current XIN	VI = VCC		4.0		μΑ
lil	"L" input current P00–P07,P10–P17, P20–P27,P41–P47,	VI = VSS Pull-ups "off"			-5.0	μΑ
	P50–P57, P60–P67	Vcc = 5 V, VI = Vss Pull-ups "on"	-60.0	-120.0	-240.0	μΑ
		Vcc = 2.2 V, VI = Vss Pull-ups "on"	-5.0	-20.0	-40.0	μΑ
lil	"L" input current P40, P70–P77				-5.0	μΑ
lil	"L" input current RESET	VI = VSS			-5.0	μΑ
lil	"L" input current XIN	VI = VSS		-4.0		μΑ
Iload	Output load current P30–P37	Vcc = 5.0 V, Vo = Vcc, Pullup ON Output transistors "off"	-60.0	-120.0	-240.0	μΑ
		Vcc = 2.2 V,Vo = Vcc, Pullup ON Output transistors "off"	-5.0	-20.0	-40.0	μΑ
ILEAK	Output leak current P30–P37	Vo = Vcc, Pullup OFF Output transistors "off"			5.0	μΑ
		Vo = Vss, Pullup OFF Output transistors "off"			-5.0	μΑ

Table 17 Electrical characteristics (1) (Vcc =4.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Test conditions		Limits		
Cymbol				Min.	Тур.	Max.	Uni
Vram	RAM retention voltage	At clock stop mode		1.8		5.5	V
Icc	Power source current	 High-speed mode, Vcc = 5 V 			4.5	9.0	mA
		f(XIN) = 10 MHz					
		f(XCIN) = 32.768 kHz					
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, Vcc = 5 V			4.0	8.0	mA
		f(XIN) = 8 MHz					
		f(XCIN) = 32.768 kHz			×		
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, Vcc = 5 V			0.9	1.8	m/
		f(XIN) = 8 MHz (in WIT state)					
		f(XCIN) = 32.768 kHz		J.			
		Output transistors "off"					
		A-D converter stop					
		 Low-speed mode, Vcc = 5 V, Ta ≤ 55°C 			15	30	μA
		f(XIN) = stopped					
		f(Xcin) = 32.768 kHz					
		Output transistors "off"					
		• Low-speed mode, Vcc = 5 V, Ta = 25°C			7	14	μA
		f(XIN) = stopped					
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		 Low-speed mode, Vcc = 3 V, Ta ≤ 55°C 			9	18	μA
		f(XIN) = stopped					
		f(XCIN) = 32.768 kHz					
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta = 25°C			4.5	9.0	μA
		f(XIN) = stopped					
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		All oscillation stopped	Ta = 25 °C		0.1	1.0	μA
		(in STP state)			0.1	-	+
h .		Output transistors "off"	Ta = 85 °C		4.0	10	μΑ
IL1	Power source current (VL1)(Note)	VL1 = 1.8 V			4.0		μΑ

Table 18 Electrical characteristics (2) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Note: When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is "1".

Table 19 A-D converter characteristics (1)

(Vcc = 2.7 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85°C, f(XIN) = 500 kHz to 10 MHz, in middle/high-speed mode unless otherwise noted) 8-bit A-D mode (when conversion mode selection bit (bit 0 of address 001416) is "1")

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Onit
-	Resolution				8	Bits
-	Absolute accuracy (excluding quantization error)	VCC = VREF = 2.7 to 5.5 V			±2	LSB
tCONV	Conversion time				12.5 (Note)	μS
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ
lia	Analog port input current				5.0	μΑ

Note: When the internal trigger is used in the middle-speed mode, the max. value of tCONV is 14 μ S.

Table 20 A-D converter characteristics (2)

 $(Vcc = 2.7 \text{ to } 5.5 \text{ V}, Vss = AVss = 0 \text{ V}, Ta = -20 \text{ to } 85^{\circ}C, f(XIN) = 500 \text{ kHz to } 10 \text{ MHz}, in middle/high-speed mode unless otherwise noted})$ 10-bit A-D mode (when conversion mode selection bit (bit 0 of address 001416) is "0")

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Farameter	Test conditions	Min.	Тур.	Max.	Unit
-	Resolution				10	Bits
-	Absolute accuracy (excluding quantization error)	VCC = VREF = 2.7 to 5.5 V			±4	LSB
tCONV	Conversion time	0			15.5 (Note)	μS
RLADDER	Ladder resistor	6	12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ
lia	Analog port input current				5.0	μΑ

Note: When the internal trigger is used in the middle-speed mode, the max. value of tCONV is 17 µS.

Table 21 D-A converter characteristics

(Vcc = 2.7 to 5.5 V, Vcc = VREF, Vss = AVss = 0 V, Ta = -20 to 85°C, in middle/high-speed mode unless otherwise noted)

Currente e l	Descenter	Test conditions		Limits			
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
-	Resolution				8	Bits	
	Abaaluta aaauma	VCC = VREF = 5 V			1.0	%	
-	Absolute accuracy	VCC = VREF = 2.7 V			2.0	%	
tsu	Setting time			3		μs	
Ro	Output resistor		1	2.5	4	kΩ	
IVREF	Reference power source input current	(Note)			3.2	mA	

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.



Symbol	Parameter		Lir	Unit		
Symbol			Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width		2			μs
tc(XIN)	Main clock input cycle time (XIN input)	(4.5 V ≤ VCC ≤ 5.5 V)	100			ns
		(4.0 V ≤ VCC < 4.5 V)	1000/(4XVcc-8)			ns
twH(XIN)	Main clock input "H" pulse width	(4.5 V ≤ VCC ≤ 5.5 V)	40			ns
		$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$	45			ns
twL(XIN)	Main clock input "L" pulse width	$(4.5 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$	40			ns
		$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$	45			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	$(4.5 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$	200			ns
		$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$	1000/(2XVcc-4)	X		ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	$(4.5 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$	85 🥖			ns
		$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$	105			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	$(4.5 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$	85			ns
		$(4.0 \text{ V} \le \text{VCC} < 4.5 \text{ V})$	105			ns
twH(INT)	INTo to INT3 input "H" pulse width		80			ns
twL(INT)	INTo to INT3 input "L" pulse width		80			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)		800			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)		370			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)		370			ns
tsu(RxD–ScLK1)	Serial I/O1 input set up time		220			ns
th(Sclк1-RxD)	Serial I/O1 input hold time		100			ns
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)		1000			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width (Note)		400			ns
twL(Sclk2)	Serial I/O2 clock input "L" pulse width (Note)		400			ns
tsu(RxD-ScLK2)	Serial I/O2 input set up time		200			ns
th(ScLk2-RxD)	Serial I/O2 input hold time		200			ns

Table 22 Timing requirements (1) (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Forsu



Cumple al	Parameter -		Limits			Unit
Symbol			Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width		2			μs
tc(XIN)	Main clock input cycle time (XIN input)	(2.0 V ≤ VCC ≤ 4.0 V)	125			ns
		(VCC < 2.0 V)	1000/(10XVcc-12)			ns
twH(XIN)	Main clock input "H" pulse width	$(2.0 \text{ V} \le \text{VCC} \le 4.0 \text{ V})$	50			ns
		(VCC < 2.0 V)	70			ns
twL(XIN)	Main clock input "L" pulse width	$(2.0 \text{ V} \le \text{VCC} \le 4.0 \text{ V})$	50			ns
		(VCC < 2.0 V)	70			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	$(2.0 \text{ V} \le \text{VCC} \le 4.0 \text{ V})$	1000/Vcc			ns
		(VCC < 2.0 V)	1000/(5XVcc-8)			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width		tc(CNTR)/2-20			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width		tc(CNTR)/2-20			ns
twH(INT)	INTo to INT3 input "H" pulse width		230			ns
twL(INT)	INTo to INT3 input "L" pulse width		230			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)		2000			ns
twH(Sclk1)	Serial I/O1 clock input "H" pulse width (Note)	1	950			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)		950			ns
tsu(RxD-ScLK1)	Serial I/O1 input set up time		400			ns
th(Sclk1–RxD)	Serial I/O1 input hold time		200			ns
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)		2000			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width (Note)		950			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width (Note)		950			ns
tsu(RxD-ScLK2)	Serial I/O2 input set up time		400			ns
th(Sclk2–RxD)	Serial I/O2 input hold time		200			ns

Table 23 Timing requirements (2) (Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Currench al	Parameter	L	1.1		
Symbol		Min.	Тур.	Max.	Unit
twH(Sclк1)	Serial I/O1 clock output "H" pulse width	tC (SCLK1)/2-30			ns
twL(Sclкı)	Serial I/O1 clock output "L" pulse width	tC (SCLK1)/2-30			ns
td(Sclк1–TxD)	Serial I/O1 output delay time (Note)			140	ns
tv(Sclk1–TxD)	Serial I/O1 output valid time (Note)	-30			ns
tr(SclK1)	Serial I/O1 clock output rising time			30	ns
tf(Sclк1)	Serial I/O1 clock output falling time			30	ns
twH(Sclк2)	Serial I/O2 clock output "H" pulse width	tc (Sclk2)/2-160			ns
twL(Sclк2)	Serial I/O2 clock output "L" pulse width	tc (Sclk2)/2-160			ns
td(Sclk2–Sout2)	Serial I/O2 output delay time		X	0.2 X tC (SCLK2)	ns
tv(Sclk2–Sout2)	Serial I/O2 output valid time	0			ns
tf(Sclк2)	Serial I/O2 clock output falling time			40	ns

Table 24 Switching characteristics (1) (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Note: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

Table 25 Switching characteristics (2) (Vcc = 1.8 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Parameter	L	Unit		
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sc∟ĸı)	Serial I/O1 clock output "H" pulse width	tc (Sclk1)/2-100			ns
twL(Sclk1)	Serial I/O1 clock output "L" pulse width	tC (SCLK1)/2-100			ns
td(Sclк1–TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(Sclк1–TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(Sc∟ĸı)	Serial I/O1 clock output rising time			100	ns
tf(Sclк1)	Serial I/O1 clock output falling time			100	ns
twH(Sclк2)	Serial I/O2 clock output "H" pulse width	tc (Sclk2)/2-240			ns
twL(Sclк2)	Serial I/O2 clock output "L" pulse width	tc (Sclk2)/2-240			ns
td(Sclk2–Sout2)	Serial I/O2 output delay time			0.2 X tC (SCLK2)	ns
tv(Sclk2–Sout2)	Serial I/O2 output valid time	0			ns
tf(Sclk2)	Serial I/O2 clock output falling time			100	ns

Notes1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUT pins are excluded.







Fig. 66 Timing diagram



PACKAGE OUTLINE



100P6S-A	(MMP)
----------	-------





Symbol	Dimension in Millimeters			
Cymbol	Min	Nom	Max	
Α	-	-	3.05	
A1	0	0.1	0.2	
A2	-	2.8	-	
b	0.25	0.3	0.4	
с	0.13	0.15	0.2	
D	13.8	14.0	14.2	
E	19.8	20.0	20.2	
е	-	0.65	-	
HD	16.5	16.8	17.1	
HE	22.5	22.8	23.1	
L	0.4	0.6	0.8	
L1	_	1.4	-	
х	_	-	0.13	
У	-	-	0.1	
θ	0°	-	10°	
b2	—	0.35	_	
I 2	1.3	_	_	
MD	_	14.6	_	
ME	_	20.6	_	



REVISION HISTORY

7560 Group (A version) Data Sheet

Rev.	Date		Description		
		Page	Summary		
1.00	Feb. 18, 2003	_	First edition issued		
1.02	Jul. 31, 2003	1	Power dissipation revised.		
4		4	Table 1 Pin description (1) VCC VSS; Function description revised.		
		7	Fig.5 Memory expansion plan revised.		
		18	Fig.14 Port block diagram (1);		
	19		(4) Ports P16, P17,P2, P41, P42 and (5) Port P44 revised.		
			Fig.15 Port block diagram (2);		
			(7) Port P46 and (11) Port P54 revised.		
		20	Fig.16 Port block diagram (3);		
			(14) Port P55, (15) Ports P56, P57 and (17) Port P60 revised.		
		21	Fig.17 Port block diagram (4);		
			(19) Port P62 revised.		
	3		Fig.40 A-D converter block diagram		
		44	Voltage Multiplier (3 Times)		
			Description of order for operating the voltage multiplier revised.		
		58	ROM ORDERING METHOD revised.		
		61	Table 16 Recommended operating conditions (4); f(CNTR ₀) f(CNTR ₁) revised.		
		63	Table 18 Electrical characteristics (2); ICC revised.		
		64	Table 19 A-D converter characteristics (1); Note revised.		
			Table 20 A-D converter characteristics (2); Note revised.		
		65	Table 22 Timing requirements (1);		
			tc(SCLK), tWH(SCLK), tWL(SCLK), tsu(RxD-SCLK), th(SCLK-RxD); revised.		
		66	Table 23 Timing requirements (2);		
			tc(SCLK), tWH(SCLK), tWL(SCLK), tsu(RxD-SCLK), th(SCLK-RxD); revised.		
		67	Table 25 Switching characteristics (2) ; tr(SCLK1) tf(SCLK1) revised.		

Problem in the second sec Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they
- These materials are interloced as a reference to assist our customers in the selection of the reference to assist our customers in the selection of the reference to assist our customers in the selection of the reference to assist our customers in the selection of the reference to assist our customers application, they do not convey any license under any intellectual property rights, or any other rights, belonging to Renessas Technology Corporation product best suited to the customers application, they programs, algorithms, or circuit application examples contained in these materials.
 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renessas Technology Corporation product distributor for the latest product information before purchasing a product listed berein berein herein

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renegoe.org)

- Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor norme page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein.
 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com