

FEATURES:

- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- CMOS power levels ($0.4\mu\text{W}$ typ. static)
- All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- High Output Drivers: $\pm 24\text{mA}$
- Reduced system switching noise

APPLICATIONS:





- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVC16244A 16-bit buffer/driver is built using advanced dual metal CMOS technology. The LVC16244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

All pins of this 16-bit buffer/driver can be driven from either 3.3V or 5V devices. This feature allows the use of the device as a translator in a mixed 3.3V/5V supply system.

The LVC16244A has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

\bar{OE}	1	48	$2\bar{OE}$
$1Y_1$	2	47	$1A_1$
$1Y_2$	3	46	$1A_2$
GND	4	45	GND
$1Y_3$	5	44	$1A_3$
$1Y_4$	6	43	$1A_4$
Vcc	7	42	Vcc
$2Y_1$	8	41	$2A_1$
$2Y_2$	9	40	$2A_2$
GND	10	39	GND
$2Y_3$	11	38	$2A_3$
$2Y_4$	12	37	$2A_4$
$3Y_1$	13	36	$3A_1$
$3Y_2$	14	35	$3A_2$
GND	15	34	GND
$3Y_3$	16	33	$3A_3$
$3Y_4$	17	32	$3A_4$
Vcc	18	31	Vcc
$4Y_1$	19	30	$4A_1$
$4Y_2$	20	29	$4A_2$
GND	21	28	GND
$4Y_3$	22	27	$4A_3$
$4Y_4$	23	26	$4A_4$
$4\bar{OE}$	24	25	$3\bar{OE}$

SSOP / TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I_{IK}	Continuous Clamp Current, $V_i < 0$ or $V_o < 0$	-50	mA
I_{OK}			
I _{CC}	Continuous Current through each V _{cc} or GND	± 100	mA
I _{SS}			

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{cc} terminals.
3. All terminals except V_{cc}.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	6.5	8	pF
C _{I/O}	I/O Port Capacitance	$V_{IN} = 0\text{V}$	6.5	8	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
x _{Ax}	Data Inputs
x _{Yx}	3-State Outputs
x _{OE}	3-State Output Enable Inputs (Active LOW)

FUNCTION TABLE (EACH 4-BIT BUFFER)⁽¹⁾

Inputs		Outputs
x _{OE}	x _{Ax}	x _{Yx}
L	L	L
L	H	H
H	X	Z

NOTES:

1. H = HIGH Voltage Level
X = Don't Care
L = LOW Voltage Level
Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
IIH IIL	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	—	—	± 5	μA
IOZH IOZL	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	VO = 0 to 5.5V	—	—	± 10	μA
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or VO \leq 5.5V		—	—	± 50	μA
VIK	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		—	-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
IcCL IcCH IcCZ	Quiescent Power Supply Current	Vcc = 3.6V		—	—	10	μA
		VIN = GND or Vcc $3.6 \leq VIN \leq 5.5\text{V}^{(2)}$		—	—	10	
ΔIcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	500	μA

NOTES:

1. Typical values are at $Vcc = 3.3\text{V}$, $+25^{\circ}\text{C}$ ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = -0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = -6mA	2	—	
		Vcc = 2.3V	I _{OH} = -12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3V	I _{OH} = -24mA	2.4	—	
		Vcc = 3V		2.2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.4	
		Vcc = 3V	I _{OL} = 24mA	—	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
 $TA = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.

OPERATING CHARACTERISTICS, $V_{CC} = 3.3V \pm 0.3V$, $T_A = 25^\circ C$

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Buffer/Driver Outputs enabled	$CL = 0pF, f = 10Mhz$	34	pF
CPD	Power Dissipation Capacitance per Buffer/Driver Outputs disabled		3	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	
t_{PLH}	Propagation Delay x_{Ax} to x_{Yx}	—	4.7	1.1	4.1	ns
t_{PHL}						
t_{PZH}	Output Enable Time $x_{\overline{OE}}$ to x_{Yx}	—	5.8	1	4.6	ns
t_{PZL}						
t_{PHZ}	Output Disable Time $x_{\overline{OE}}$ to x_{Yx}	—	6.2	1.8	5.8	ns
t_{PLZ}						
$t_{SK(o)}$	Output Skew ⁽²⁾	—	—	—	1	ns


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^\circ C$ to $+85^\circ C$.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator


NOTES:

- NOTES:

 1. Pulse Generator for All Pulses: Rate \leq 10MHz; $tf \leq 2.5\text{ns}$; $tr \leq 2.5\text{ns}$.
 2. Pulse Generator for All Pulses: Rate \leq 10MHz; $tf \leq 2\text{ns}$; $tr \leq 2\text{ns}$.

SWITCH POSITION


Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open




Output Skew - $tsk(x)$

NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION

XX	LVC	X	XX	XXXX	XX	X
Temp. Range	Bus-Hold		Family	Device Type	Package	
					Blank	Tube or Tray
					8	Tape and Reel
					PVG	Shrink Small Outline Package - Green
					PAG	Thin Shrink Small Outline Package - Green
					244A	16-Bit Buffer/Driver with 3-State Outputs
					16	Double-Density, $\pm 24\text{mA}$
					Blank	No Bus-hold
					74	-40°C to +85°C

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.