

HIGH-SPEED 3.3V 128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

Features:

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
 - Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
 - Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- * Full synchronous operation on both ports
 - 6ns cycle time, 166MHz operation (12Gbps bandwidth)
 - Fast 3.6ns clock to data out
 - 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
 - Data input, address, byte enable and control registers
 - Self-timed write allows fast cycle time

- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output mode
- LVTTL- compatible, 3.3V (±150mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 133MHz.
- Available in a 208-pin Plastic Quad Flatpack (PQFP), 208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball Grid Array (BGA)
- Supports JTAG features compliant with IEEE 1149.1
- Green parts available, see ordering information



Feb.03.20



Industrial and Commercial Temperature Ranges

Description:

The IDT70V3599/89 is a high-speed 128/64K x 36 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3599/89 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3599/89 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

A1 IO19L	a2 IO18L	A3 Vss	^{A4} TDO	A5 NC	A6 A16L ⁽¹	A7 A12L	A8 A8L	A9 BE1L	A10 Vdd	A11 CLKL	A12 CNTENL	A13 A4L	A14 A0L	A15 OPTL	a16 I/O17L	A17 Vss
B1 I/O20R	^{B2} Vss	b3 I/O18R	^{B4} TDI	^{B5} NC	B6 A13L	B7 A9L	b8 BE2l	B9 CE0L	B10 Vss	B11 ADSL	B12 A5L	B13 A1L	^{B14} Vss	^{b15} Vddqr	в16 I/O16L	b17 I/O15R
C1 Vddql	C2 I/O19R	c3 Vddqr	C4 PL/FTL	C5 NC	C6 A14L	C7 A10L	C8 BE3L	C9 CE1L	C10 Vss	C11 R/WL	C12 A6L	C13 A2L	C14 Vdd	C15 I/O16R	C16 I/O15L	C17 Vss
D1 I/O22L	D2 Vss	d3 I/O21L	d4 I/O20l	D5 A15L	D6 A11L	D7 A7L	D8 BE0L	d9 Vdd	D10 OEL	D 1 1 REPEATL	D12 A3L	D13 Vdd	d14 I/O17R	d15 Vddql	D16 I/O14L	D17 I/O14R
e1 I/O23l	e2 I/O22r	e3 Vddqr	e4 I/O21r				•		•		•	•	e14 I/O12L	e15 I/O13r	E16 Vss	e17 I/O13l
f1 Vddql	f2 I/O23r	f3 I/O24L	F4 Vss										F14 Vss	F15 I/O12R	F16 I/O11L	f17 Vddqr
G1 I/O26L	G2 Vss	G3 I/O25L	G4 I/O24R		70V3599/89 BF208 ⁽⁶⁾ BFG208 ⁽⁶⁾									g15 Vddql	G16 I/O10L	G17 I/O11R
H1 Vdd	H2 I/O26R	h3 Vddqr	h4 I/O25r											h15 IO9r	H16 Vss	h17 I/O10r
J1 Vddq	j2 Vdd	_{J3} Vss	_{J4} Vss										J14 Vss	j15 Vdd	^{J16} Vss	j17 Vddqr
k1 I/O28R	к2 Vss	кз I/O27R	^{K4} Vss			4	208-F Тор	Vie Vie		l I			k14 I/O7r	K15 Vddq	K16 I/O8r	K17 Vss
l1 I/O29R	l2 I/O28l	l3 Vddqr	l4 I/O27l										l14 I/O6r	l15 I/O7l	L16 Vss	l17 I/O8l
m1 Vddql	m2 I/O29l	мз I/O30r	^{M4} Vss										M14 Vss	m15 I/O6l	m16 I/O5r	^{M17} Vddqr
N1 I/O31L	N2 Vss	n3 I/O31r	n4 I/O30l										n14 I/O3r	n15 Vddql	n16 I/O4r	N17 I/O5l
p1 I/O32R	p2 I/O32l	^{p3} Vddqr	Р4 I/O35R	^{P5} TRST	P6 A16R ⁽¹⁾	P7 A12R	P8 A8R	P9 BE1R	P10 Vdd	P11 CLKr	P12 CNTEN	P13 A 4R	P14 I/O2L	p15 I/O3l	P16 Vss	p17 I/O4l
R1 Vss	r2 I/O33l	r3 I/O34r	^{R4} TCK	^{R5} NC	R6 A13R	R7 A9R	r8 BE2r	R9 CE0R	R10 Vss	^{R11} ADSr	R12 A5R	R13 A1R	R14 Vss	r15 Vddql	r16 I/O1r	r17 Vddqr
t1 I/O33r	t2 I/O34l	t3 Vddql	^{T4} TMS	T5 NC	T6 A14R	t7 A10R	t8 BE3r	^{T9} CE1R	T10 Vss	t11 R/Wr	T12 A 6R	T13 A 2R	^{T14} Vss	t15 I/Oor	^{T16} Vss	t17 I/O2r
U1 Vss	u2 I/O35l	uз PL/FTr	U4 NC	U5 A15R	U6 A11R	U7 A7R	u8 BEor	u9 Vdd	U10 OEr	U11 REPEATR	U12 A3R	U13 Aor	U14 Vdd	U15 OPTR	∪16 I/Ool	U17 I/O1L

PinConfiguration^(1,2,3,4,5)

NOTES:

1. A16 is a NC for IDT70V3589.

- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.



5617 drw 02c

Pin Configuration^(1,2,3,4,5) (con't.)

70V3599/89 BC256⁽⁶⁾ BCG256⁽⁶⁾

256-Pin BGA Top View⁽⁷⁾

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	NC	A5 A14L	A11L	A8L	BE _{2L}	CE1L	OEL	CNTENL	A5L	A13 A2L	AOL	NC	NC
B1	^{B2}	^{B3}	^{B4} NC	B5	B6	B7	b8	B9	B10	B 1 1	B12	B13	^{B14}	в15	^{B16}
I/O18L	NC	TDO		A15L	A12L	A9L	BE3l	CE0L	R/WL	REPEATL	A4L	A1L	Vdd	I/O17L	NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
I/O18R	I/O19L	Vss	A16L ⁽¹⁾	A13L	A10L	A7L	BE1L	BE0L	CLKL	ADSL	A6L	A3L	OPT∟	I/O17R	I/O16L
D1	d2	d3	D4	d5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	D16
I/O20R	I/O19R	I/O20l	PIPE/FTL	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	I/O15R	I/O15L	I/O16R
e1	e2	e3	e4	e5	e6	e7	^{E8}	^{E9}	E10	e11	e12	e13	e14	E15	e16
I/O21r	I/O21l	I/O22l	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddqr	I/O13L	I/O14L	I/O14r
F1	f2	f3	f4	f5	F6	F7	F8	^{F9}	F10	F11	F12	f13	F14	F15	F16
I/O23L	I/O22R	I/O23r	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O12R	I/O13R	I/O12L
g1	G2	G3	g4	G5	G6	G7	G8	^{G9}	G10	G11	G12	g13	G14	G15	G16
I/O24R	I/O24L	I/O25L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O10L	I/O11L	I/O11R
h1	h2	h3	h4	H5	H6	^{H7}	H8	H9	H10	H11	H12	h13	h14	H15	h16
I/O26l	I/O25r	I/O26R	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O9r	IO9∟	I/O10r
J1	j2	j3	_{J4}	_{J5}	_{J6}	_{J7}	_{J8}	^{J9}	J10	J11	J12	j13	j14	j15	J16
I/O27L	I/O28R	I/O27r	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O8r	I/O7r	I/O8l
k1	k2	k3	^{k4}	K5	K6	к7	ка	к9	K10	K11	K12	k13	k14	k15	к16
I/O29R	I/O29l	I/O28l	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O6r	I/O6l	І/О7∟
l1	l2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	l15	l16
I/O30l	I/O31R	I/O30r	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O5l	I/O4r	I/O5r
m1	m2	m3	^{m4}	^{M5}	M6	^{M7}	^{M8}	^{M9}	M10	M11	M12	m13	m14	m15	M16
I/O32R	I/O32l	I/O31l	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O3r	I/O3l	I/O4L
n1	n2	n3	N4	n5	ⁿ⁶	n7	n8	^{N9}	n10	N11	n12	N13	n14	N15	n16
I/O33l	I/O34r	I/O33r	PIPE/FTR	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vdd	I/O2l	I/O1R	I/O2r
p1	p2	P3	P4	P5	P6	P7	P8	P9	P10	^{P11}	P12	P13	p14	p15	p16
I/O35r	I/O34l	TMS	A16R ⁽¹⁾	A13R	A10R	A7R	BE1R	BE0R	CLKR	ADSr	A 6R	A3R	I/Ool	I/O0r	I/O1l
r1	^{R2}	^{R3}	^{R4}	R5	R6	R7	r8	R9	r10	r11	R12	R13	^{R14}	^{R15}	^{R16}
I/O35l	NC	TRST	NC	A15R	A12R	A9R	BE3r	CE0R	R/Wr	REPEATR	A4R	A1R	OPTr	NC	NC
T1	T2	тз	T4	T5	т6	t7	t8	^{T9}	T10	t11	T12	T13	T14	T15	^{T16}
NC	TCK	NC	NC	A14R	А 11R	A8r	BE2r	CE1R	OEr	CNTENR	A 5R	A2R	Aor	NC	NC

5617 drw 02d

NOTES:

1. A16 is a NC for IDT70V3589.

- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.





- 1. A16 is a NC for IDT70V3589.
- 2. All VDD pins must be connected to 3.3V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 28mm x 28mm x 3.5mm.
- 6. This package code is used to reference the package diagram.



Pin Names

Left Port	Right Port	Names			
CEOL, CE1L	CEOR, CE1R	Chip Enables ⁽⁵⁾			
R/WL	R/WR	Read/Write Enable			
ŌĒL	ŌĒR	Output Enable			
Aol - A16l ⁽¹⁾	Aor - A16r ⁽¹⁾	Address			
1/Ool - 1/O35l	I/O0r - I/O35r	Data Input/Output			
CLKL	CLKR	Clock			
PL/FTL	PL/FTR	Pipeline/Flow-Through			
ĀDĪSL	ADS R	Address Strobe Enable			
		Counter Enable			
REPEATL	REPEATR	Counter Repeat ⁽⁴⁾			
BEOL - BE3L	BEOR - BE3R	Byte Enables (9-bit bytes) ⁽⁵⁾			
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽²⁾			
OPTL	OPTR	Option for selecting VDDax ^(2,3)			
	VDD	Power (3.3V) ⁽²⁾			
	Vss	Ground (0V)			
	TDI	Test Data Input			
1	ГDO	Test Data Output			
	rck	Test Logic Clock (10MHz)			
]	MS	Test Mode Select			
Ŧ	RST	Reset (Initialize TAP Controller)			

5617 tbl 01

- 1. A16 is a NC for IDT70V3589.
- VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 3. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- 5. Chip Enables and Byte Enables are double buffered when $PL/\overline{FT} = V_{IH}$, i.e., the signals take two cycles to deselect.



Truth Table I—Read/Write and Enable Control^(1,2,3,4)

ŌĒ	CLK	Ē₽	CE1	ΒĒ₃	BE ₂	BE 1	ĒĒ₀	R/W	Byte 3 I/O27-35	Byte 2 I/O18-26	Byte 1 I/O9-17	Byte 0 I/Oo-8	MODE
Х	\uparrow	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Deselected–Power Down
Х	\uparrow	Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	Deselected–Power Down
Х	\uparrow	L	Н	Н	Н	Н	Н	Х	High-Z	High-Z	High-Z	High-Z	All Bytes Deselected
Х	\uparrow	L	Н	Н	Н	Н	L	L	High-Z	High-Z	High-Z	Diℕ	Write to Byte 0 Only
Х	\uparrow	L	Н	Н	Н	L	Н	L	High-Z	High-Z	Din	High-Z	Write to Byte 1 Only
Х	\uparrow	L	Н	Н	L	Н	Н	L	High-Z	Din	High-Z	High-Z	Write to Byte 2 Only
Х	\uparrow	L	Н	L	Н	Н	Н	L	Din	High-Z	High-Z	High-Z	Write to Byte 3 Only
Х	\uparrow	L	Н	Н	Н	L	L	L	High-Z	High-Z	Din	Din	Write to Lower 2 Bytes Only
Х	\uparrow	L	Н	L	L	Н	Н	L	Din	Din	High-Z	High-Z	Write to Upper 2 bytes Only
Х	\uparrow	L	Н	L	L	L	L	L	Din	Din	Din	Din	Write to All Bytes
L	\uparrow	L	Н	Н	Н	Н	L	Н	High-Z	High-Z	High-Z	Dout	Read Byte 0 Only
L	\uparrow	L	Н	Н	Н	L	Н	Н	High-Z	High-Z	Dout	High-Z	Read Byte 1 Only
L	\uparrow	L	Н	Н	L	Н	Н	Н	High-Z	Dout	High-Z	High-Z	Read Byte 2 Only
L	\uparrow	L	Н	L	Н	Н	Н	Н	Dout	High-Z	High-Z	High-Z	Read Byte 3 Only
L	\uparrow	L	Н	Н	Н	L	L	Н	High-Z	High-Z	Dout	Dout	Read Lower 2 Bytes Only
L	\uparrow	L	Н	L	L	Н	Н	Н	Dout	Dout	High-Z	High-Z	Read Upper 2 Bytes Only
L	\uparrow	L	Н	L	L	L	L	Н	Dout	Dout	Dout	Dout	Read All Bytes
Н	\uparrow	L	Н	L	L	L	L	Х	High-Z	High-Z	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. $\overline{\text{ADS}}$, $\overline{\text{CNTEN}}$, $\overline{\text{REPEAT}} = X$.

3. OE is an asynchronous input signal.

4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address Counter Control^(1,2)

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	REPEAT ⁽⁶⁾	I/O ⁽³⁾	MODE
Х	Х	An	Ŷ	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to last valid ADS load
An	Х	An	Ŷ	L ⁽⁴⁾	Х	Н	Dvo (n)	External Address Used
An	Ар	Ар	Ŷ	Н	Н	Н	Dvo(p)	External Address Blocked—Counter disabled (Ap reused)
Х	Ар	Ap + 1	Ŷ	Н	L ⁽⁵⁾	Н	Dvo(p+1)	Counter Enabled—Internal Address generation

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. Read and write operations are controlled by the appropriate setting of R/ \overline{W} , \overline{CE}_0 , CE₁, \overline{BE}_n and \overline{OE} .

3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the date out will be delayed by one cycle.

4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and BEn

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CEo, CE1, BEn.

6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

5617 tbl 03

5617 tbl 02

Industrial and Commercial Temperature Ranges



Industrial and Commercial Temperature Ranges

5617 tbl 05a

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias ⁽³⁾	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
Л	Junction Temperature	+150	٥C
Ιουτ	DC Output Current	50	mA
NOTEC			5617 tbl 06

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 150mV.

3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
Vін	Input High Voltage (Address & Control Inputs)	1.7	_	Vddq + 100mV ⁽²⁾	V
V⊮	Input High Voltage - I/O ⁽³⁾	1.7	_	$V_{DDQ} + 100 mV^{(2)}$	V
Vil	Input Low Voltage	-0.3(1)		0.7	V

NOTES:

5617 tbl 04

2. VTERM must not exceed VDDQ + 100mV.

 To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDox for that port must be supplied as indicated above.

CONC	ATTIONS WITH V	DDQ	al	3.3V					
Symbol	Parameter	Min.	Тур.	Max.	Unit				
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷				
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	۷				
Vss	Ground	0	0	0	V				
Vih	Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0		Vddq + 150mV ⁽²⁾	V				
Vih	Input High Voltage - I/O ⁽³⁾	2.0		$V_{DDQ} + 150 mV^{(2)}$	V				
VIL Input Low Voltage		-0.3(1)		0.8	V				
	5617 tbl 05b								

Recommended DC Operating Conditions with VDDQ at 3.3V

NOTES:

1. Undershoot of VIL $_{\geq}$ -1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 150mV.

3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDOX for that port must be supplied as indicated above.





5617 tbl 08

Capacitance⁽¹⁾

$(TA = +25^{\circ}C, F = 1)$.0MHz) PQFP ONLY
------------------------------	------------------

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	8	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF
				5617 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 150 \text{mV}$)

			70V35	99/89S	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	$V_{DDQ} = Max., V_{IN} = 0V$ to V_{DDQ}		10	μA
Ilo	Output Leakage Current ⁽¹⁾	\overline{CE}_{0} = ViH or CE1 = ViL, Vout = 0V to VDD2		10	μA
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, $VDDQ = Min$.		0.4	V
Voн (3.3V)	Output High Voltage ⁽²⁾	IOH = -4mA, VDDQ = Min.	2.4	_	V
Vol (2.5V)	Output Low Voltage ⁽²⁾	IOL = +2mA, $VDDQ = Min$.		0.4	V
Voн (2.5V)	Output High Voltage ⁽²⁾	IOH = -2mA, VDDQ = Min.	2.0	_	V

NOTE:

1. At VDD \leq 2.0V leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.



5617 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($VDD = 3.3V \pm 150mV$)

						9/89S166 I Only	Co	9/89S133 m'l Ind	
Symbol	Parameter	Test Condition	Versio	on	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Unit
IDD	Dynamic Operating	\overline{CE}_{L} and $\overline{CE}_{R} = V_{IL}$,	COM'L	S	370	500	320	400	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	S			320	480	
ISB1	Standby Current (Both Ports - TTL	$\label{eq:cell} \begin{split} \overline{CE}L &= \overline{CE}R = VIH,\\ Outputs \ Disabled,\\ f &= fMAX^{(1)} \end{split}$	COM'L	S	125	200	115	160	mA
	Level Inputs)		IND	S		_	115	195	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\label{eq:cellson} \begin{split} \overline{CE}^* A^* &= VIL \mbox{ and } \overline{CE}^* B^* = VIH^{(5)} \\ Active \mbox{ Port Outputs Disabled,} \\ f = fMAX^{(1)} \end{split}$	COM'L	S	250	350	220	290	mA
			IND	S		_	220	350	
ISB3	Full Standby Current (Both Ports - CMOS	Ports - CMOS $\overline{CE}L$ and $\overline{CE}R \ge VDDQ - 0.2V$,	COM'L	S	15	30	15	30	mA
	Level Inputs)		IND	S			15	40	
((One Port - CMOS VIN ≥ Level Inputs) Active	CMOS $V_{IN} \ge V_{DDQ} - 0.2V \text{ or } V_{IN} \le 0.2V,$	COM'L	S	250	350	220	290	mA
			IND	S			220	350	

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = $25^{\circ}C$ for Typ, and are not production tested. IDD bc(f=0) = 120mA (Typ).

5. $\overline{CEx} = VIL$ means $\overline{CEox} = VIL$ and CE1x = VIH $\overline{CEx} = VIH$ means $\overline{CEox} = VIH$ or CE1x = VIH

 $\overline{\text{CE}}x \leq 0.2V$ means $\overline{\text{CE}}\textsc{oss} \leq 0.2V$ and $\text{CE}\textsc{iss} \geq V\textsc{doc}$ - 0.2V

 $\overline{\text{CE}}\text{x} \geq \text{V}\text{DDQ}$ - 0.2V means $\overline{\text{CE}}\text{ox} \geq \text{V}\text{DDQ}$ - 0.2V or CE1x - 0.2V

"X" represents "L" for left port or "R" for right port.





Figure 3. Typical Output Derating (Lumped Capacitive Load).



AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(2,3) (V_{DD} = $3.3V \pm 150$ mV)

		70V359 Com'	9/89S166 I Only	70V3599 Co &	9/89S133 m'l Ind	
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽¹⁾	20		25	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽¹⁾	6		7.5	_	ns
tCH1	Clock High Time (Flow-Through) ⁽¹⁾	6		7	_	ns
tCL1	Clock Low Time (Flow-Through) ⁽¹⁾	6		7		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	2.1		2.6		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.1		2.6		ns
tsa	Address Setup Time	1.7		1.8		ns
tha	Address Hold Time	0.5		0.5		ns
tsc	Chip Enable Setup Time	1.7		1.8		ns
tнc	Chip Enable Hold Time	0.5		0.5		ns
tsв	Byte Enable Setup Time	1.7		1.8		ns
tнв	Byte Enable Hold Time	0.5		0.5		ns
tsw	R/W Setup Time	1.7		1.8		ns
tHW	R/W Hold Time	0.5		0.5		ns
tsp	Input Data Setup Time	1.7		1.8	_	ns
thd	Input Data Hold Time	0.5		0.5		ns
tsad	ADS Setup Time	1.7		1.8		ns
thad	ADS Hold Time	0.5		0.5	_	ns
tscn	CNTEN Setup Time	1.7		1.8	_	ns
THCN	CNTEN Hold Time	0.5		0.5		ns
İ SRPT	REPEAT Setup Time	1.7		1.8		ns
t HRPT	REPEAT Hold Time	0.5		0.5		ns
t OE	Output Enable to Data Valid		4.0		4.2	ns
tolz	Output Enable to Output Low-Z	1		1		ns
toнz	Output Enable to Output High-Z	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.6		4.2	ns
tDC	Data Output Hold After Clock High	1		1		ns
tскнz	Clock High to Output High-Z	1	3	1	3	ns
tcklz	Clock High to Output Low-Z	1		1		ns
Port-to-Port		I		1	1	1
tco	Clock-to-Clock Offset	5		6		ns

NOTES:

5617 tbl 11

1. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when \overline{FT} /PIPEx = VIH. Flow-through parameters (tcvc1, tcb1) apply when \overline{FT} /PIPE = VIL for that port.

2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.









- 1. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 2. $\overline{ADS} = VIL$ and $\overline{REPEAT} = VIH$.
- 3. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE_1 = V_{IL}$, $\overline{BE}_n = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If BEn was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Multi-Device Pipelined Read^(1,2)



Timing Waveform of a Multi-Device Flow-Through Read^(1,2)



- 1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3599/89 for this waveform,
- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{BE}n$, \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W and \overline{REPEAT} = VIH.



Timing Waveform of Left Port Write to Pipelined Right Port Read^(1,2,4)



- 1. \overline{CE}_{0} , \overline{BE}_{n} , and $\overline{ADS} = V_{IL}$; CE1 and $\overline{REPEAT} = V_{IH}$.
- 2. $\overline{OE} = V_{IL}$ for Port "B", which is being read from. $\overline{OE} = V_{IH}$ for Port "A", which is being written to.
- If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform with Port-to-Port Flow-Through Read^(1,2,4)



- 1. \overline{CE}_{0} , \overline{BE}_{n} , and $\overline{ADS} = VIL$; CE1 and $\overline{REPEAT} = VIH$.
- 2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcyc + tcp1). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcp1).
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Timing Waveform of Pipelined Read-to-Write-to-Read $(\overline{OE} = VIL)^{(2)}$ ←tCH2→ -tCL2-CLK **CE**0 tsc. tHC CE1 BEn tHV tsw R/W tsw tHW ADDRESS⁽³⁾ An + 3 An + 4 An Δn An + 2 An + 2ISA THA 1SD thd. DATAIN Dn + 2tCD2 tCD2 (1) **t**CKHZ **t**CKLZ DATAOUT Qn Qn + 3 READ NOP⁽⁴⁾ WRITE READ 5617 drw 12

NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- CEo, BEn, and ADS = VIL; CE1 and REPEAT = VIH. "NOP" is "No Operation". 2.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)⁽²⁾



NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = VIL$; CE_1 and $\overline{REPEAT} = VIH$. 2.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows. 4.





Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾



NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

2. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = V_{IL}$; CE_1 and $\overline{REPEAT} = V_{IH}$.

4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



^{3.} Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾



NOTES:

1. \overline{CE}_{0} , \overline{OE} , \overline{BE}_{n} = VIL; CE1, R/W, and \overline{REPEAT} = VIH.

2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.



Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)⁽¹⁾



Timing Waveform of Counter Repeat⁽²⁾



- 1. \overline{CE}_{0} , \overline{BE}_{n} , and $R/\overline{W} = V_{IL}$; CE1 and $\overline{REPEAT} = V_{IH}$.
- 2. \overline{CE}_{0} , $\overline{BE}_{n} = VIL$; $CE_{1} = VIH$.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.



70V3599/89S

High-Speed 3.3V 128/64K x 36 Dual-Port Synchronous Static RAM

Functional Description

The IDT70V3599/89 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE} oor a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3599/89s for depth expansion configurations. Two cycles are required with \overline{CE} o LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V3599/89 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3599/89 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 72-bits or wider.



NOTE:

1. A17 is for IDT70V3599, A16 is for IDT70V3589.

JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

		70V3599/89		
Symbol	Parameter	Min.	Мах.	Units
tucyc	JTAG Clock Input Period	100	_	ns
исн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40		ns
tır	JTAG Clock Rise Time		3(1)	ns
UF	JTAG Clock Fall Time		3(1)	ns
U RST	JTAG Reset	50		ns
URSR	JTAG Reset Recovery	50		ns
ticd	JTAG Data Output	_	25	ns
tudc	JTAG Data Output Hold	0		ns
tıs	JTAG Setup	15	_	ns
tн	JTAG Hold	15		ns

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

5617 tbl 12

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x0312 ⁽¹⁾	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

NOTE:

1. Device ID for IDT70V3589 is 0x0313.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5617 tbl 14

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the bound ary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0011	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

NOTES:

1. Device outputs = All device outputs except TDO.

2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.





Industrial and Commercial Temperature Ranges

5617 tbl 15

70V3599/89S High-Speed 3.3V 128/64K x 36 Dual-Port Synchronous Static RAM Industrial and Commercial Temperature Ranges Ordering Information XXXXX A 999 А A А А Device Type Power Speed Package Process/ Temperature Range Blank Tray Tape and Reel 8 Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Blank I G⁽¹⁾ Green 208-pin fpBGA (BF208, BFG208) 208-pin PQFP (DRG208) 256-pin BGA (BC256, BCG256) BF DR BC Commercial Only 166 133 Speed in Megahertz Commercial & Industrial

Standard Power

70V3599 4Mbit (128K x 36-Bit) Synchronous Dual-Port RAM 70V3589 2Mbit (64K x 36-Bit) Synchronous Dual-Port RAM 5617 drw 22

NOTE:

1. Green parts available. For specific speeds, packages and powers contact your local sales office.

LEAD FINISH (containing SnPb) are obsolete excluding BGA and Hermetic packages. Note; the information regarding recently obsoleted parts is included in this datasheet for customer convenience. Please see the Orderable Parts Table for the current, active part list.

S

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V3599S133BC	BC256	CABGA	С
	70V3599S133BC8	BC256	CABGA	С
	70V3599S133BCGI	BCG256	CABGA	I
	70V3599S133BCI	BC256	CABGA	I
	70V3599S133BCI8	BC256	CABGA	I
	70V3599S133BF	BF208	CABGA	С
	70V3599S133BF8	BF208	CABGA	С
	70V3599S133BFGI	BFG208	CABGA	I
	70V3599S133BFGI8	BFG208	CABGA	I
	70V3599S133BFI	BF208	CABGA	I
	70V3599S133BFI8	BF208	CABGA	I
	70V3599S133DRGI	DRG208	PQFP	I
166	70V3599S166BC	BC256	CABGA	С
	70V3599S166BC8	BC256	CABGA	С
	70V3599S166BCG	BCG256	CABGA	С
	70V3599S166BF	BF208	CABGA	С
	70V3599S166BF8	BF208	CABGA	С
	70V3599S166BFG	BFG208	CABGA	С
	70V3599S166BFG8	BFG208	CABGA	С
	70V3599S166DRG	DRG208	PQFP	С

ORDERABLE PART INFORMATION

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V3589S133BC	BC256	CABGA	С
	70V3589S133BC8	BC256	CABGA	С
	70V3589S133BCI	BC256	CABGA	I
	70V3589S133BCl8	BC256	CABGA	Ι
	70V3589S133BF	BF208	CABGA	С
	70V3589S133BF8	BF208	CABGA	С
	70V3589S133BFI	BF208	CABGA	Ι
	70V3589S133BFI8	BF208	CABGA	I
	70V3589S133DRG	DRG208	PQFP	С
	70V3589S133DRGI	DRG208	PQFP	Ι
166	70V3589S166BC	BC256	CABGA	С
	70V3589S166BC8	BC256	CABGA	С
	70V3589S166BCG	BCG256	CABGA	С
	70V3589S166BF	BF208	CABGA	С
	70V3589S166BF8	BF208	CABGA	С
	70V3589S166BFG	BFG208	CABGA	С
	70V3589S166BFG8	BFG208	CABGA	С
	70V3589S166DRG	DRG208	PQFP	С



Datasheet Document History:

06/02/00:		Initial Public Offering
07/12/00:		Added mux to functional block diagram
07/30/01:	Page 20	Changed maximum value for JTAG AC Electrical Characteristics for tJcD from 20ns to 25ns
	Page 9	Added Industrial Temperature DC Parameters
11/20/01:	Pages 2, 3 & 4	Added date revision for pin configurations
	Page 11	Changed toE value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Pages 1 & 22	Replaced TM logo with $^{ extsf{w}}$ logo
	Page 10	Changed AC Test Conditions Input Rise/Fall Times
07/01/02:	0	Consolidated multiple devices into one datasheet
	Pages 1 & 5	Added DCD capability for Pipelined Outputs
	Page 7	Clarified TBIAS and added TJN
	Page 9	Changed DC Electrical Parameters
	Page 11	Removed Clock Rise & Fall Time from AC Electrical Characteristics Table
	-	Removed Preliminary status
05/19/03:	Page 11	Added Byte Enable Setup Time & Byte Enable Hold Time to AC Electrical Characteristics Table
	Page 22	Added IDT Clock Solution Table
01/10/06:	Page 1	Added green availability to features
	Page 5	Changed footnote 2 for Truth Table I from ADS, CNTEN, REPEAT = VIH to ADS, CNTEN, REPEAT = X
	Page 22	Added green indicator to ordering information
07/25/08:	Page 9	Corrected a typo in the DC Chars table
01/19/09:	Page 22	Removed "IDT" from orderable part number
07/26/10:	Page 11	In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range
		values located in the table, the commercial TA header note has been removed
	Pages 13-16	In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the
		footnotes with the CNTEN logic definition found in Truth Table II - Address Counter Control
10/14/14:	Page 22	Added Tape & Reel to Ordering Information
06/21/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
03/07/19:	Pages 1, 22	Added orderable part information table. Updated EOL note to obsolete status.
11/05/19:	Pages 2 - 4	Updated package codes
	Page 4	Rotated DRG208 TQFP pin configuration to accurately reflect pin 1 orientation
	Page 23	Deleted IDT Clock Solution table
02/03/20:	Pages 1 - 24	Rebranded as Renesas datasheet
	Page 22	Corrected "ns" to "MHz" in the header of the Orderable Part Information tables