

6V41474

3.3V PCIe Gen1–5 Clock Generator for Airbus

The 6V41474 is a four-output 3.3V PCIe Gen1–5 clock generator. Each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality.

PCIe Clocking Architectures

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum (SRIS, SRNS)

Typical Applications

- Servers/High-Performance Computing
- nVME Storage
- Networking
- Accelerators
- Industrial Control

Output Features

- Four 100MHz PCIe output pairs
- One 3.3V LVCMOS REF output with Wake-On-LAN (WOL) support
- Easy AC-coupling to other logic families (see [AN-891](#))

Key Specifications

- 90fs RMS typical jitter (PCIe Gen5 CC)

Features

- 33Ω differential output impedance for DIF0
- 100Ω differential output impedance for DIF[3:1]
- Devices contain default configuration; SMBus not required
- SMBus-selectable features allows optimization to customer requirements:
 - Input polarity and pull-up/pull-downs
 - Output slew rate and amplitude
 - Output impedance (33Ω, 85Ω or 100Ω) for each output
- 25MHz input frequency
- OE# pins support PCIe CLKREQ# function
- Pin-selectable SRnS 0%, CC 0% and CC/SRIS - 0.5% spread
- SMBus-selectable CC/SRIS -0.25% spread
- Clean switching between the CC/SRIS spread settings
- DIF outputs blocked until PLL is locked; clean system start-up
- Two selectable SMBus addresses
- Space saving 5 × 5 mm 32-VFQFPN package





Figure 1. Block Diagram

Contents

1. Pin Information	3
1.1 Pin Assignments	3
1.2 Pin Descriptions	3
2. Specifications	5
2.1 Absolute Maximum Ratings	5
2.2 Thermal Characteristics	5
2.3 Electrical Characteristics	5
3. Power Management	10
4. Test Loads	10
5. Alternate Terminations	11
6. Crystal Characteristics	12
7. General SMBus Serial Interface Information	13
7.1 How to Write	13
7.2 How to Read	13
8. Package Outline Drawings	19
9. Marking Diagram	19
10. Ordering Information	19
11. Revision History	20

1. Pin Information

1.1 Pin Assignments



32-VFQFPN, 5 x 5 mm, 0.5mm pitch

^ prefix indicates internal 120kOhm pull-up resistor

v prefix indicates internal 120kOhm pull-down resistor

^v prefix indicates internal 120kOhm pull-up and pull-down resistors

Figure 2. Pin Assignments – Top View

1.2 Pin Descriptions

Table 1. Pin Descriptions

Pin			Description
Name	Type	Number	
^CKPWRGD_PD#	Input	31	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor.
^vSS_EN_tri	Latched In	32	Latched select input to select spread spectrum amount at initial power up. See Spread Selection table.
DIF0	Output	13	Differential true clock output.
DIF0#	Output	14	Differential complementary clock output.
DIF1	Output	18	Differential true clock output.
DIF1#	Output	19	Differential complementary clock output.
DIF2	Output	22	Differential true clock output.
DIF2#	Output	23	Differential complementary clock output.
DIF3	Output	27	Differential true clock output.

Table 1. Pin Descriptions (Cont.)

Pin			Description
Name	Type	Number	
DIF3#	Output	28	Differential complementary clock output.
EPAD	GND	33	Connect to ground.
GND	GND	15	Ground pin.
GND	GND	26, 30	Ground pin.
GND A	GND	20	Ground pin for the PLL core.
GND DIG	GND	8	Ground pin for digital circuitry.
GND REF	GND	7	Ground pin for the REF outputs.
GND XTAL	GND	1	GND for XTAL.
SCLK_3.3	Input	10	Clock pin of SMBus circuitry, 3.3V tolerant.
SDATA_3.3	I/O	11	Data pin for SMBus circuitry, 3.3V tolerant.
VDD3.3	Power	16	Power supply, nominally 3.3V.
VDD3.3	Power	25	Power supply, nominally 3.3V.
VDDA3.3	Power	21	3.3V power for the PLL core.
VDD DIG3.3	Power	9	3.3V digital power (dirty power).
VDD REF3.3	Power	5	Power supply for REF output, nominally 3.3V.
VDD XTAL3.3	Power	4	Power supply for XTAL, nominally 3.3V.
vOE0#	Input	12	Active low input for enabling output 0. This pin has an internal pull-down. 1 = disable output, 0 = enable output.
vOE1#	Input	17	Active low input for enabling output 1. This pin has an internal pull-down. 1 = disable output, 0 = enable output.
vOE2#	Input	24	Active low input for enabling output 2. This pin has an internal pull-down. 1 = disable output, 0 = enable output.
vOE3#	Input	29	Active low input for enabling output 3. This pin has an internal pull-down. 1 = disable output, 0 = enable output.
vSADR/REF3.3	Latched I/O	6	Latch to select SMBus Address/3.3V LVCMOS copy of X1/REFIN pin.
X2	Output	3	Crystal output.
XIN/CLKIN_25	Input	2	Crystal input or Reference Clock input, nominally 25MHz.

Table 2. Spread Selection

\wedge vSS_EN_tri Pin	B1[4:3]	Spread%	Note
0	00	0	PCIe SRnS mode.
-	01	-0.25	PCIe Common Clock or SRIS mode.
M (VDD/2)	10	0	PCIe Common Clock or SRIS mode.
1	11	-0.50	PCIe Common Clock or SRIS mode.

If SRnS mode is desired, power up with \wedge vSS_EN_tri = 0. Do not attempt to switch to the other modes via SMBus control in Byte 1 or a system reset will be required. If Common Clock (CC) or SRIS mode is desired, power up with \wedge vSS_EN_tri at either M or 1. The desired spread spectrum amount can then be selected via Byte 1 without a requiring a system reset. Once M or 1 is latched at power up, do not attempt to enter SRnS mode or a system reset will be required.

2. Specifications

2.1 Absolute Maximum Ratings

Caution: Do not operate at or over the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 3. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Maximum	Unit
Supply Voltage ^[1]	V_{DDx}	-	-0.5	4.6	V
Input Voltage ^[2]	V_{IN}	-	-0.5	$V_{DD} + 0.5$	V
Input High Voltage, SMBus ^[2]	V_{IHSMB}	SMBus clock and data pins.	-	$V_{DD} + 0.5$	V
Storage Temperature	T_s	-	-65	150	°C
Junction Temperature	T_j	-	-	125	°C
Input ESD Protection	ESD prot	Human Body Model.	-	2500	V

1. Operation under these conditions is neither implied nor guaranteed.
2. Not to exceed 4.6V.

2.2 Thermal Characteristics

Table 4. Thermal Characteristics ^[1]

Parameter	Symbol	Conditions	Package	Typical Values	Unit
6V41474 Thermal Resistance	θ_{JC}	Junction to case.	NLG32	42	°C/W
	θ_{Jb}	Junction to base.		2.4	°C/W
	θ_{JA0}	Junction to air, still air.		39	°C/W
	θ_{JA1}	Junction to air, 1 m/s air flow.		33	°C/W
	θ_{JA3}	Junction to air, 3 m/s air flow.		28	°C/W
	θ_{JA5}	Junction to air, 5 m/s air flow.		27	°C/W

1. EPAD soldered to board.

2.3 Electrical Characteristics

$T_A = T_{AMB}$. Supply voltages per normal operation conditions; see [Test Loads](#) for loading conditions.

Table 5. SMBus Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
SMBus Input Low Voltage	V_{ILSMB}	$V_{DDSMB} = 3.3V$.	-	-	0.8	V
SMBus Input High Voltage	V_{IHSMB}	$V_{DDSMB} = 3.3V$.	2.1	-	3.6	V
SMBus Output Low Voltage	V_{OLSMB}	At I_{PULLUP} .	-	-	0.4	V
SMBus Sink Current	I_{PULLUP}	At V_{OL} .	4	-	-	mA
Nominal Bus Voltage	V_{DDSMB}	-	2.7	-	3.6	V
SCLK/SDATA Rise Time	t_{RSMB}	(Max. $V_{IL} - 0.15V$) to (Min. $V_{IH} + 0.15V$).	-	-	1000	ns
SCLK/SDATA Fall Time	t_{FSMB}	(Min. $V_{IH} + 0.15V$) to (Max. $V_{IL} - 0.15V$).	-	-	300	ns
SMBus Operating Frequency ^[1]	f_{SMB}	SMBus operating frequency.	-	-	500	kHz

1. The device must be powered up for the SMBus to function.

Table 6. Input/Supply/Common Parameters – Normal Operating Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Supply Voltage	V_{DDxxx}	Supply voltage for core, analog and single-ended LVCMOS outputs.	3.135	3.3	3.465	V
IO Supply Voltage	V_{DDIO}	Supply voltage for differential low power outputs.	0.9975	1.05–3.3	3.465	V
Ambient Operating Temperature	T_{AMB}	Industrial range.	-40	25	85	°C
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus.	$0.75 \times V_{DDx}$	-	$V_{DDx} + 0.3$	V
Input Low Voltage	V_{IL}		-0.3	-	$0.25 \times V_{DDx}$	V
Input High Voltage	V_{IHtri}	Single-ended tri-level inputs ('_tri' suffix).	$0.8 \times V_{DDx}$	-	$V_{DDx} + 0.3$	V
Input Mid Voltage	V_{IMtri}		$0.4 \times V_{DDx}$	$0.5 \times V_{DDx}$	$0.6 \times V_{DDx}$	V
Input Low Voltage	V_{ILtri}		-0.3	-	$0.20 \times V_{DDx}$	V
Input Current	I_{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = V_{DD}$.	-5	-0.05	5	μA
	I_{INP}	Single-ended inputs. $V_{IN} = 0V$; inputs with internal pull-up resistors. $V_{IN} = V_{DD}$; inputs with internal pull-down resistors.	-50	7	50	μA
Input Frequency [1]	F_{IN}	XTAL or X1 input.	-	25	-	MHz
Pin Inductance	L_{pin}	-	-	-	7	nH
Capacitance	C_{IN}	Logic inputs, except DIF_IN.	1.5	-	5	pF
	C_{OUT}	Output pin capacitance.	-	-	6	pF
CLK Stabilization [2]	t_{STAB}	From V_{DD} power-up and after input clock stabilization or deassertion of PD# to 1st clock.	-	0.3	1.8	ms
SS Modulation Frequency	f_{MOD}	Triangular modulation.	30	31.6	33	kHz
OE# Latency [3]	$t_{LATO\#}$	DIF start after OE# assertion. DIF stop after OE# deassertion.	1	2	3	clocks
Tdrive_PD#	$t_{DRV\#}$	DIF output enable after PD# deassertion.	-	-	300	μs
Fall Time [2]	t_F	Fall time of single-ended control inputs.	-	-	5	ns
Rise Time [2]	t_R	Rise time of single-ended control inputs.	-	-	5	ns

1. Contact the factory for other frequencies.
2. Control input must be monotonic from 20% to 80% of input swing.
3. Time from deassertion until outputs are > 200mV.

Table 7. Differential Low-Power HCSL Outputs [1]

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Slew Rate [2][3]	Trf	Scope averaging on, fast setting.	2	2.7	4	V/ns
		Scope averaging, slow setting.	1	1.9	3	V/ns
Crossing Voltage (abs) [4][5][6]	Vcross_abs	Scope averaging off.	250	409	550	mV
Crossing Voltage (var) [4][5][7]	Δ -Vcross	Scope averaging off.	-	14	140	mV

Table 7. Differential Low-Power HCSL Outputs [1] (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Avg. Clock Period Accuracy [2][8][9][10]	$T_{\text{PERIOD_AVG}}$	The 6V41474 has a 0 ppm synthesis error. The maximum occurs with -0.5% SSC.	0	0	+2500	ppm
Absolute Period [2][11]	$T_{\text{PERIOD_ABS}}$	Includes jitter and spread spectrum modulation.	9.95	10	10.0503	ns
Jitter, Cycle to Cycle [2]	$t_{\text{jyc-cyc}}$	-	-	16	50	ps
Voltage High [4]	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function (scope averaging on).	660	761	850	mV
Voltage Low [4]	V_{LOW}		-150	-7	150	mV
Absolute Maximum Voltage [4][12][13]	V_{MIN}	Measurement on single-ended signal using absolute value (scope averaging off).	-	819	1150	mV
Absolute Minimum Voltage [4][13][14]	V_{MAX}		-300	-46	-	
Duty Cycle [2]	t_{DC}	-	45	49	55	%
Slew Rate Matching [4][15]	ΔTrf	Single-ended measurement.	-	6	20	%
Skew, Output to Output [2]	t_{sk3}	Averaging on, $V_{\text{T}} = 50\%$.	-	12	50	ps

- System board compliance measurements must use the test load. REFCLK+ and REFCLK- are to be measured at the load capacitors C_{L} . Single-ended probes must be used for measurements requiring single ended measurements. Either single-ended probes with math or differential probe can be used for differential measurements. Test load $C_{\text{L}} = 2\text{pF}$.
- Measured from differential waveform.
- Measured from -150 mV to +150 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.
- Measured from single-ended waveform.
- Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-.
- Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in V_{CROSS} for any particular system.
- Refer to Section 8.6.2 of the PCI Express Base Specification, Revision 5.0 for information regarding PPM considerations.
- PCIe Gen1 through Gen4 specify $\pm 300\text{ppm}$ frequency tolerances. PCIe Gen5 reduces the allowable tolerance to $\pm 100\text{ppm}$ without spread spectrum.
- "ppm" refers to parts per million and is a DC absolute period accuracy specification. 1ppm is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For 100ppm, then we have an error budget of $100\text{Hz/ppm} \times 100\text{ppm} = 10\text{kHz}$. The period is to be measured with a frequency counter with measurement window set to 100ms or greater. The $\pm 100\text{ppm}$ applies to systems that do not employ Spread Spectrum clocking, or that use common clock source. For systems employing Spread Spectrum clocking, there is an additional 2,500ppm nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of +2,600ppm for Common Clock architectures. Separate Reference Clock architectures may have a lower allowed spread percentage.
- Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative ppm tolerance, and spread spectrum modulation.
- Defined as the maximum instantaneous voltage including overshoot.
- At default SMBus amplitude settings.
- Defined as the minimum instantaneous voltage including undershoot.
- Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a $\pm 75\text{mV}$ window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate.

Table 8. 12kHz to 20MHz Phase Jitter of Differential Outputs

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Phase Jitter, 12kHz - 20MHz	$t_{jph12k20M}$	Differential outputs when device is set to PCIe SRnS mode (Byte1[4:3] = 00).	-	1.9	2	ps (RMS)

Table 9. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Operating Supply Current	I_{DDAOP}	V_{DDA} , all outputs active at 100MHz.	-	13	17	mA
	I_{DDOP}	All other V_{DD} , except V_{DDA} , all outputs active at 100MHz.	-	29	39	mA
Wake-on-LAN Current (Power down state and Byte 3, bit 5 = 1) [1]	I_{DDAPD}	V_{DDA} , DIF outputs off, REF output running.	-	0.8	1.5	mA
	I_{DDPD}	All other V_{DD} , except V_{DDA} , DIF outputs off, REF output running.	-	6.3	8	mA
Power Down Current (Power down state and Byte 3, bit 5 = 0)	I_{DDAPD}	V_{DDA} , all outputs off.	-	0.8	1.5	mA
	I_{DDPD}	All other V_{DD} , except V_{DDA} , all outputs off.	-	2.2	2.5	mA

1. This is the current required to have the REF output running in Wake-on-LAN mode (Byte 3, bit 5 = 1).

Table 10. PCIe Phase Jitter of Differential Outputs

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions. See [Test Loads](#) for loading conditions.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Unit
PCIe Phase Jitter (Common Clocked Architecture)	$t_{jphPCIeG1-CC}$	PCIe Gen1 (2.5 GT/s) [1][2][3]	-	18	28	86	ps (p-p)
	$t_{jphPCIeG2-CC}$	PCIe Gen2 Hi Band (5.0 GT/s) [1][2][3]	-	0.9	1.6	3	ps (RMS)
		PCIe Gen2 Lo Band (5.0 GT/s) [1][2]	-	0.4	0.6	3.1	ps (RMS)
	$t_{jphPCIeG3-CC}$	PCIe Gen3 (8.0 GT/s) [1][2][3][4]	-	0.25	0.4	1	ps (RMS)
	$t_{jphPCIeG4-CC}$	PCIe Gen4 (16.0 GT/s) [1][2][3][4][5]	-	0.25	0.4	0.5	ps (RMS)
$t_{jphPCIeG5-CC}$	PCIe Gen5 (32.0 GT/s) [1][2][3][4][6]	-	0.09	0.11	0.15	ps (RMS)	
PCIe Phase Jitter (SRIS Architecture)	$t_{jphPCIeG1-SRIS}$	PCIe Gen1 (2.5 GT/s) [1][2][7][8]	-	4	6	N/A	ps (RMS)
	$t_{jphPCIeG2-SRIS}$	PCIe Gen2 (5.0 GT/s) [1][2][7][8]	-	0.8	1.1		ps (RMS)
	$t_{jphPCIeG3-SRIS}$	PCIe Gen3 (8.0 GT/s) [1][2][7][8]	-	0.3	0.4		ps (RMS)
	$t_{jphPCIeG4-SRIS}$	PCIe Gen4 (16.0 GT/s) [1][2][7][8]	-	0.3	0.35		ps (RMS)
	$t_{jphPCIeG5-SRIS}$	PCIe Gen5 (32.0 GT/s) [1][2][7][8]	-	0.15	0.19		ps (RMS)

1. The REFCLK jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the [Test Loads](#) section of the data sheet for the exact measurement setup. Values for the Common Clock architecture are calculated for CC/SRIS spread off and spread on at -0.5%. SRIS values are calculated for CC/SRIS spread off and spread on at $\leq 0.3\%$. If oscilloscope data is used, equipment noise is removed from all results.

2. Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.

3. Calculated for Byte1[4:3] spread settings of 01, 10 and 11.

4. SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.
5. Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.
6. Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.
7. While the PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, it does not provide specification limits, hence the N/A in the "Limit" column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by $\sqrt{2}$. An additional consideration is the value for which to divide by $\sqrt{2}$. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by $\sqrt{2}$, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either $0.5\text{ps RMS}/\sqrt{2} = 0.35\text{ps RMS}$, or $0.7\text{ps RMS}/\sqrt{2} = 0.5\text{ps RMS}$.
8. Calculated for Byte1[4:3] spread settings of 01 and 10.

Table 11. REF Output

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Long Accuracy	ppm	See Tperiod min-max values. [1]	0			ppm
Clock Period	T _{period}	REF output.[1]	40			ns
High Output Voltage	V _{HIGH}	I _{OH} = -2mA.	0.8 x V _{DDREF}	-	-	V
Low Output Voltage	V _{LOW}	I _{OL} = 2mA.	-	-	0.2 x V _{DDREF}	V
Rise/Fall Slew Rate	t _{rf1}	Byte 3 = 1F, V _{OH} = 0.8 x V _{DD} , V _{OL} = 0.2 x V _{DD} .	0.5	0.9	1.5	V/ns
	t _{rf1}	Byte 3 = 5F, V _{OH} = 0.8 x V _{DD} , V _{OL} = 0.2 x V _{DD} . [2]	1.0	1.5	2.5	V/ns
	t _{rf1}	Byte 3 = 9F, V _{OH} = 0.8 x V _{DD} , V _{OL} = 0.2 x V _{DD} .	1.5	2.1	3.1	V/ns
	t _{rf1}	Byte 3 = DF, V _{OH} = 0.8 x V _{DD} , V _{OL} = 0.2 x V _{DD} .	2.0	2.7	3.8	V/ns
Duty Cycle	d _{t1X}	V _T = V _{DD} /2 V. [3]	45	49.7	55	%
Jitter, Cycle to Cycle	t _{jyc-cyc}	V _T = V _{DD} /2 V. [3]	-	35	125	ps
Noise Floor	t _{dBc1k}	1kHz offset. [3]	-	-145	-135	dBc
	t _{dBc10k}	10kHz offset to Nyquist. [3]	-	-150	-140	dBc
Jitter, Phase	t _{jphREF}	12kHz to 5MHz, DIF SSC off. [3]	-	0.13	0.3	ps (rms)
		12kHz to 5MHz, DIF SSC on. [3]	-	1.4	1.5	ps (rms)

1. All Long Term Accuracy and Clock Period specifications are confirmed assuming that REF is trimmed to 25.00MHz.
2. Default SMBus value.
3. Z When driven by a crystal.

3. Power Management

Table 12. Power Management [1]

CKPWRGD_PD#	SMBus OE bit	OEx# Pin	Differential Output		REF
			True O/P	Comp. O/P	
0	X	X	Low [2]	Low [2]	Hi-Z [3]
1	1	0	Running	Running	Running
1	1	1	Disabled [2]	Disabled [2]	Running
1	0	X	Disabled [2]	Disabled [2]	Disabled [4]

1. Input polarities defined at default values.
2. The output state is set by B11[1:0] (Low/Low default).
3. REF is Hi-Z until the 1st assertion of CKPWRGD_PD# high. After this, when CKPWRG_PD# is low, REF is disabled unless Byte3[5] = 1, in which case REF is running.
4. See SMBus description for Byte 3, bit 4.

Table 13. SMBus Address Selection

	SADR	Address	+ Read/Write Bit
State of SADR on first application of CKPWRGD_PD#	0	1101000	X
	1	1101010	X

4. Test Loads




Figure 3. Single-ended Output Test Load

Table 14. Terminations for Single-ended Output

Clock Source	Device Under Test (DUT)	Rs (Ω)	Zo (Ω)	L (cm)	CL (pF)
N/A	6V41474	33	50	12.7	4.7




Figure 4. Test Load for AC/DC Measurements

Table 15. Terminations for AC/DC Measurements

Clock Source	Device Under Test (DUT)	Rs (Ω)	Zo (Ω)	L (cm)	CL (pF)
N/A	6V41474 (DIF[3:1])	Internal	100	12.7	2
N/A	6V41474 (DIF0)	External (33 Ω)	100	12.7	2




Figure 5. Test Setup for PCIe Clock Phase Jitter Measurements

Table 16. Terminations for PCIe Clock Phase Jitter Measurements

Clock Source	Device Under Test (DUT)	Rs (Ω)	Zo (Ω)	L (cm)	CL (pF)
N/A	6V41474 (DIF[3:1])	Internal	100	12.7	N/A
N/A	6V41474 (DIF0)	External (33 Ω)	100	12.7	N/A

5. Alternate Terminations

The 6V41474 can easily drive LVPECL, LVDS, and CML logic. For more information, see [AN-891](#).

6. Crystal Characteristics

Table 17. Recommended Crystal Characteristics

Parameter	Value	Unit
Frequency [1]	25	MHz
Resonance Mode	Fundamental	-
Frequency Tolerance at 25°C	±20	ppm maximum
Frequency Stability, reference at 25°C over operating temperature range	±20	ppm maximum
Temperature Range (industrial)	-40 to +85	°C
Temperature Range (commercial)	0 to +70	°C
Equivalent Series Resistance (ESR)	50	Ω maximum
Shunt Capacitance (C _O)	7	pF maximum
Load Capacitance (C _L)	8	pF maximum
Drive Level	0.1	mW maximum
Aging per year	±5	ppm maximum

1. When driven by an external oscillator via the XIN/CLKIN_25 pin, X2 should be floating.

7. General SMBus Serial Interface Information

7.1 How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- Renesas clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- Controller (host) sends the byte count = X
- Renesas clock will **acknowledge**
- Controller (host) starts sending Byte N through **Byte N+X-1**
- Renesas clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a stop bit

Index Block Write Operation				
Controller (Host)		X Byte	Renesas	
T	starT bit			
Slave Address				
WR	WRite			
				ACK
Beginning Byte = N				
				ACK
Data Byte Count = X				
				ACK
Beginning Byte N				
				ACK
O				
O				O
O				O
				O
Byte N + X - 1				
			ACK	
P	stoP bit			

Note: Address is latched on SADR pin.

7.2 How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- Renesas clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- Renesas clock will **acknowledge**
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- Renesas clock will **acknowledge**
- Renesas clock will send the data byte count = X
- Renesas clock sends Byte N+X-1
- Renesas clock sends **Byte 0 through Byte X (if X_(H) was written to Byte 8)**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Read Operation				
Controller (Host)		X Byte	Renesas	
T	starT bit			
Slave Address				
WR	WRite			
				ACK
Beginning Byte = N				
				ACK
RT	Repeat			
Slave Address				
RD	ReaD			
				ACK
				Data Byte Count=X
				ACK
				Beginning Byte N
				O
				O
			O	
			Byte N + X - 1	
N	Not			
P	stoP bit			

Table 18. Byte 0: Output Enable Register

Byte 0 ^[1]	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Output Enable	Output Enable	Output Enable	Output Enable	Output Enable	Output Enable	Output Enable	Output Enable
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	See B11[1:0]							
1	OE# Pin Controls Output							
Name	Reserved	Reserved	Reserved	Reserved	OE3	OE2	OE1	OE0
Default	x	x	x	x	1	1	1	1

1. A low on these bits will override the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default).

Table 19. Byte 1: Spread Spectrum with V_{HIGH} Control Register

Byte 1	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	SS Enable Readback Bit1	SS Enable Readback Bit0	Enable software control of spread spectrum	SS Software Control Bit1	SS Software Control Bit0	Reserved	Controls Output Amplitude	
Type	R	R	RW	RW ^[1]	RW ^[1]		RW	RW
0	See Spread Selection table		SS controlled by latch (B1[7:6])	See Spread Selection table			00 = 0.6V	10 = 0.75V
1			Values in B1[4:3] control SS amount				01 = 0.68V	11 = 0.85V
Name	SSENRB1	SSENRB1	SSEN_SWC NTRL	SSENSW1	SSENSW0		AMPLITUDE ₁	AMPLITUDE ₀
Default	Latch	Latch	0	0	0	x	1	0

1. See notes on [Spread Selection](#) table. B1[5] must be set to a 1 in order to use B1[4:3].

Table 20. Byte 2: DIF Slew Selection Register^[1]

Byte 2	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Select fast or slow slew rate							
Type	RW							
0	Slow Slew Rate							
1	Fast Setting							
Name	Reserved	Reserved	Reserved	Reserved	DIF3_slew	DIF2_slew	DIF1_slew	DIF0_slew
Default	x	x	x	x	1	1	1	1

1. See [Differential Low-Power HCSL Outputs](#) table for slew rates.

Table 21. Byte 3: REF Slew Rate Control Register

Byte 3	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Slew Rate Control		Wake-on-Lan Enable for REF	REF Output Enable	Reserved	Reserved	Reserved	Reserved
Type	RW	RW	RW	RW				
0	00 = Slowest	10 = Fast	REF disabled in Power Down	Disabled [1]				
1	01 = Slow	11 = Fastest	REF runs in Power Down	Enabled				
Name	REF Slew Rate [1:0]		REF Power Down Function	REF OE				
Default	0	1	0	1	x	x	x	x

1. The disabled state depends on Byte11[1:0]. 00 = Low, 01 = HiZ, 10 = Low, 11 = High.

Byte 4 is Reserved

Table 22. Byte 5: Revision and Vendor ID Register

Byte 5	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Revision ID				VENDOR ID			
Type	R	R	R	R	R	R	R	R
0	C rev = 0010				0001 = Renesas			
1								
Name	RID3	RID2	RID1	RID0	VID3	VID2	VID1	VID0

Table 23. Byte 6: Device Type/Device ID Register

Byte 6	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Device Type		Device ID					
Type	R	R	R	R	R	R	R	R
0	00 = Clock Generator		6V41474 = 0b00100					
1								
Name	Device Type1	Device Type0	Device ID5	Device ID4	Device ID3	Device ID2	Device ID1	Device ID0

Table 24. Byte 7: Byte Count Register

Byte 7	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Reserved	Reserved	Reserved	Byte Count Programming				
Type				RW	RW	RW	RW	RW
0				Writing to this register will configure how many bytes will be read back.				
1								
Name				BC4	BC3	BC2	BC1	BC0
Default	x	x	x	0	1	0	0	0

Bytes 8 and 9 are Reserved

Table 25. Byte 10: PLL MN Enable, PD_Restore Register

Byte 10	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	M/N Programming Enable	Restore Default Config. In PD	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Type	RW	RW						
0	M/N Prog. Disabled	Clear Config in PD						
1	M/N Prog. Enabled	Keep Config in PD						
Name	PLL M/N En	Power-Down (PD) Restore						
Default	0	1	x	x	x	x	x	x

Table 26. Byte 11: Stop State Control Register

Byte 11	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	True/Complement DIF Output Disable State	
Type							RW	RW
0							00 = Low/Low	01 = HiZ/HiZ
1							10 = High/Low	11 = Low/High
Name							STP[1]	STP[0]
Default	x	x	x	x	x	x	0	0

Table 27. Byte 12: Impedance Control Register 1

Byte 12	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Output impedance control [1:0]		Output impedance control [1:0]		Output impedance control [1:0]		Output impedance control [1:0]	
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	00 = 33ohm DIF Zout, 01 = 85ohm DIF Zout 10 = 100ohm DIF Zout, 11 = Reserved							
1								
Name	DIF1_imp[1]	DIF1_imp[0]	Reserved	Reserved	DIF0_imp[1]	DIF0_imp[0]	Reserved	Reserved
Default	6V41474 defaults to 0b10xx00xx							

Table 28. Byte 13: Impedance Control Register 2

Byte 13	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Output impedance control [1:0]		Output impedance control [1:0]		Output impedance control [1:0]		Output impedance control [1:0]	
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	00 = 33ohm DIF Zout, 01 = 85ohm DIF Zout 10 = 100ohm DIF Zout, 11 = Reserved							
1								
Name	Reserved	Reserved	DIF3_imp[1]	DIF3_imp[0]	DIF2_imp[1]	DIF2_imp[0]	Reserved	Reserved
Default	6V41474 defaults to 0bxx1010xx							

Table 29. Byte 14: Pull-up Pull-down Control Register 1

Byte 14	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Pull-up(pu)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control	
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	00 = None	01 = pd	00 = None	01 = pd	00 = None	01 = pd	00 = None	01 = pd
1	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd
Name	OE1_pu/pd[1]	OE1_pu/pd[0]	Reserved	Reserved	OE0_pu/pd[1]	OE0_pu/pd[0]	Reserved	Reserved
Default	0	1	x	x	0	1	x	x

Table 30. Byte 15: Pull-up Pull-down Control Register 2

Byte 15	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Pull-up(pd)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control		Pull-up(pd)/ Pull-down(pd) control	
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	00 = None	01 = pd	00 = None	01 = pd	00 = None	01 = pd	00 = None	01 = pd
1	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd	10 = pu	11 = pu+pd
Name	Reserved	Reserved	OE3_pu/pd[1]	OE3_pu/pd[0]	OE2_pu/pd[1]	OE2_pu/pd[0]	Reserved	Reserved
Default	0	1	0	1	0	1	0	1

Table 31. Byte 16: Pull-up Pull-down Control Register 3

Byte 16	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Pull-up(pd)/ Pull-down(pd) control	
Type							RW	RW
0							00 = None	01 = pd
1							10 = pu	11 = pu+pd
Name							CKPWRGD_PD_pu/pd[1]	CKPWRGD_PD_pu/pd[0]
Default	0	0	1	0	0	1	1	0

Byte 17 is Reserved

Table 32. Byte 18: Polarity Control Register 2

Byte 18	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity	Sets OE pin polarity
Type	RW	RW	RW	RW	RW	RW	RW	RW
0	Output enabled when OE pin is low							
1	Output enabled when OE pin is high							
Name	Reserved	OE3_polarity	OE2_polarity	Reserved	OE1_polarity	Reserved	OE0_polarity	Reserved
Default	0	0	0	0	0	0	0	0


Table 33. Byte 19: Polarity Control Register 1

Byte 19	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Control Function	Reserved	Sets CKPWRGD_PD polarity						
Type								RW
0								Power Down when Low
1								Power Down when High
Name								CKPWRGD_PD_polarity
Default	0	0	0	0	0	0	0	0

8. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see [Ordering Information](#) for POD links). The package information is the most current data available and is subject to change without revision of this document.

9. Marking Diagram



- Line 1: Manufacturer
- Lines 2 and 3: Part number
- Line 4:
 - “#” denotes the stepping number.
 - “YYWW” is the last two digits of the year and the work week the part was assembled.
 - “\$” denotes the mark code.
- “LOT” denotes the lot number.

10. Ordering Information

Part Number [1]	Number of Clk Outputs	Output Impedance	Package	Temperature Range	Part Number Suffix and Shipping Method
6V41474NLGI	4	DIF0 = 33Ω DIF[3:1] = 100Ω	32-VFQFPN, 5 × 5 mm	-40°C to +85°C	None = Trays
6V41474NLGI8					“T” = Tape and Reel, Pin 1 Orientation: EIA-481C (for more information, see Table 34)


1. “G” denotes Pb-free configuration, RoHS compliant.

Table 34. Pin 1 Orientation in Tape and Reel Packaging


Part Number Suffix	Pin 1 Orientation	Illustration
T	Quadrant 1 (EIA-481-C)	

11. Revision History


Revision	Date	Description
1.02	Mar 11, 2025	Updated Marking Diagram .
1.01	Jul 20, 2022	Changed $Z_0(\Omega)$ to 100 from 33 for DUT 6V41474 (DIF0) in Table 15 and Table 16 .
1.00	Jun 2, 2022	Initial release.




TOP VIEW




BOTTOM VIEW



SIDE VIEW



PIN #1 ID OPTION



RECOMMENDED LAND PATTERN
(PCB Top View, NSMD Design)

NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ± 0.05 mm for the non-toleranced dimensions.
4. Numbers in () are for references only.
5. Pin#1 ID is unidentified by either chamfer or notch.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.