

# RJF0624JSP

60 V 3 A N Channel MOS FET  
Power Switching

R07DS1527EJ0100  
Rev.1.00  
Sep. 27, 2022

## Description


This FET has the over temperature shut-down capability sensing to the junction temperature. This FET has the built-in over temperature shut-down circuit in the gate area. And this circuit operation to shut-down the gate voltage in case of high junction temperature like applying over power consumption, over current etc..

## Features

- Logic level operation.
- Built-in the over temperature shut-down circuit and current limitation circuit.
- High endurance capability against to the short circuit.
- Temperature hysteresis type.
- High density mounting
- Power supply voltage applies 12 V and 24 V.
- AEC-Q101VerD Compliant
- Use RJF0622JSP Chip

## Outline

RENESAS Package code: PRSP0008DD-D  
(Package name: SOP-8 <FP-8DAV> )



## Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit
Drain to source voltage	V <sub>DSS</sub>	60	V
Gate to source voltage	V <sub>GSS</sub>	16	V
Gate to source voltage	V <sub>GSS</sub>	-2.5	V
Drain current	I <sub>D</sub> Note3	3.0	A
Body-drain diode reverse drain current	I <sub>DR</sub>	3.0	A
Avalanche current	I <sub>AP</sub> Note 2	0.9	A
Avalanche energy	E <sub>AR</sub> Note 2	69.4	mJ
Channel dissipation	P <sub>ch</sub> Note 1	2	W
Channel temperature	T <sub>ch</sub>	150	°C
Storage temperature	T <sub>tsg</sub>	-55 to +150	°C

Notes: 1. When using the glass epoxy board (FR4 40 x 40 x 1.6 mm), PW ≤ 10s

2. T<sub>ch</sub> = 25°C, R<sub>g</sub> ≥ 50 Ω, L=100mH

3. It provides by the current limitation lower bound value.

## Typical Operation Characteristics

(Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	3.5	—	—	V	
	V <sub>IL</sub>	—	—	1.2	V	
Input current (Gate non shut down)	I <sub>IH1</sub>	—	—	100	μA	Vi = 8 V, V <sub>DS</sub> = 0
	I <sub>IH2</sub>	—	—	50	μA	Vi = 3.5 V, V <sub>DS</sub> = 0
	I <sub>IL</sub>	—	—	1	μA	Vi = 1.2 V, V <sub>DS</sub> = 0
Input current (Gate shut down)	I <sub>IH(sd)1</sub>	—	0.8	—	mA	Vi = 8 V, V <sub>DS</sub> = 0
	I <sub>IH(sd)2</sub>	—	0.35	—	mA	Vi = 3.5 V, V <sub>DS</sub> = 0
Shut down temperature	T <sub>sd</sub>	—	175	—	°C	Channel temperature
Return temperature	Thr	—	120	—	°C	Channel temperature
Gate operation voltage	V <sub>op</sub>	3.5	—	12	V	
Drain current (Current limitation value)	I <sub>D limt</sub>	3.0	—	—	A	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V Note 4
Load short-circuit voltage	V <sub>DD</sub>	—	—	32	V	V <sub>GS</sub> = 5 V, RL = 0

Note: 4. Pulse test

## Electrical Characteristics







(Ta = 25°C)







Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Drain current	I <sub>D1</sub>	—	—	10	A	V <sub>GS</sub> = 1.2 V, V <sub>DS</sub> = 10 V
	I <sub>D2</sub>	3.0	—	10	mA	V <sub>GS</sub> = 5 V, V <sub>DS</sub> = 10 V Note 5
Drain to source breakdown voltage	V <sub>(BR)DSS</sub>	60	—	80	V	I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0
Gate to source breakdown voltage	V <sub>(BR)GSS</sub>	16	—	—	V	I <sub>G</sub> = 800 μA, V <sub>DS</sub> = 0
	V <sub>(BR)GSS</sub>	-2.5	—	—	V	I <sub>G</sub> = -100 μA, V <sub>DS</sub> = 0
Gate to source leak current	I <sub>GSS1</sub>	—	—	100	μA	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0
	I <sub>GSS2</sub>	—	—	50	μA	V <sub>GS</sub> = 3.5 V, V <sub>DS</sub> = 0
	I <sub>GSS3</sub>	—	—	1	μA	V <sub>GS</sub> = 1.2 V, V <sub>DS</sub> = 0
	I <sub>GSS4</sub>	—	—	-100	μA	V <sub>GS</sub> = -2.4 V, V <sub>DS</sub> = 0
Input current (shut down)	I <sub>GS(OP)1</sub>	—	0.8	—	mA	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0
	I <sub>GS(OP)2</sub>	—	0.35	—	mA	V <sub>GS</sub> = 3.5 V, V <sub>DS</sub> = 0
Zero gate voltage drain current	I <sub>DSS</sub>	—	—	10	μA	V <sub>DS</sub> = 32 V, V <sub>GS</sub> = 0, Ta = 125°C
Gate to source cutoff voltage	V <sub>GS(off)</sub>	1.1	—	2.1	V	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA
Static drain to source on state resistance	R <sub>D(on)</sub>	—	159	180	mΩ	I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 5 V Note 5
	R <sub>D(on)</sub>	—	139	160	mΩ	I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 10 V Note 5
Forward transfer admittance	y <sub>fs</sub>	3.3	5.4	—	S	I <sub>D</sub> = 2.5 A, V <sub>DS</sub> = 10 V Note 5
Output capacitance	C <sub>oss</sub>	—	154	—	pF	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0, f = 1MHz
Turn-on delay time	t <sub>d(on)</sub>	—	1.9	—	μs	I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 5 V, R <sub>L</sub> = 12 Ω
Rise time	t <sub>r</sub>	—	11	—	μs	
Turn-off delay time	t <sub>d(off)</sub>	—	1.1	—	μs	
Fall time	t <sub>f</sub>	—	3.0	—	μs	
Body-drain diode forward voltage	V <sub>DF</sub>	—	0.91	—	V	I <sub>F</sub> = 5 A, V <sub>GS</sub> = 0
Body-drain diode reverse recovery time	t <sub>rr</sub>	—	662	—	ns	I <sub>F</sub> = 3 A, V <sub>GS</sub> = 0 di <sub>F</sub> /dt = 50 A/μs
Over load shut down operation time Note 6	t <sub>os1</sub>	—	0.29	—	ms	V <sub>GS</sub> = 5 V, V <sub>DD</sub> = 16 V
	t <sub>os2</sub>	—	0.18	—	ms	V <sub>GS</sub> = 5 V, V <sub>DD</sub> = 24 V

Notes: 5. Pulse test


6. Including the junction temperature rise of the over loaded condition.

## Main Characteristics







Gate to Source Voltage vs.  
Shutdown Time of Load-Short Test




Shutdown Case Temperature vs.  
Gate to Source Voltage




Normalized Transient Thermal Impedance vs. Pulse Width




Switching Time Test Circuit



Waveform




Avalanche Test Circuit



Avalanche Waveform

$$E_{AR} = \frac{1}{2} L \cdot I_{AP}^2 \cdot \frac{V_{(BR)DSS}}{V_{(BR)DSS} - V_{DD}}$$



## Package Dimensions

Package Name	JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
SOP-8	P-SOP8-3.95 x 4.9-1.27	PRSP0008DD-D	FP-8DAV	0.085g

The technical drawing illustrates the physical dimensions of the SOP-8 package. Key dimensions include:  
- Top View: Total width D = 4.9mm, total height H\_E = 5.8mm, lead thickness b\_p = 0.34mm, lead pitch A = 1.75mm, lead height c = 0.15mm, lead angle θ = 8°, lead length L = 0.40mm, lead gap L\_1 = 0.60mm, and lead thickness A\_1 = 0.1mm.  
- Index mark: Located at the bottom left corner.  
- Terminal cross section: Shows the Ni/Pd/Au plating detail with a height of 0.25mm.  
- Detail F: Provides a magnified view of the lead tip profile.

**NOTE)**  
1. DIMENSIONS \*\*1(Nom)\*\* AND \*\*2\*\* DO NOT INCLUDE MOLD FLASH.  
2. DIMENSION \*\*3\*\* DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	4.90	5.3
E	—	3.95	—
A <sub>2</sub>	—	—	—
A <sub>1</sub>	0.10	0.14	0.25
A	—	—	1.75
b <sub>p</sub>	0.34	0.40	0.46
b <sub>1</sub>	—	—	—
c	0.15	0.20	0.25
c <sub>1</sub>	—	—	—
θ	0°	—	8°
H <sub>E</sub>	5.80	6.10	6.20
⊖	—	1.27	—
x	—	—	0.25
y	—	—	0.1
z	—	—	0.75
L	0.40	0.60	1.27
L <sub>1</sub>	—	1.08	—

## Ordering Information

Orderable Part Number	Quantity	Shipping Container
RJF0624JSP-00-J0	2500 pcs	Taping