# IDT5P90011C

## DATASHEET

### Description

The IDT5P90011C serial alarm real-time clock provides a full binary coded decimal (BCD) clock calendar that is accessed by a simple serial interface. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. In addition, 96 bytes of NV RAM are provided for data storage. The IDT5P90011C will maintain the time and date, provided the oscillator is enabled and at least one supply is at a valid level.

An interface logic power-supply input pin ( $V_{CCIF}$ ) allows the device to drive SDO and PF pins to a level that is compatible with the interface logic. This allows an easy interface to 3V logic in mixed supply systems.

The IDT5P90011C offers dual-power supplies as well as a battery input pin. The dual power supplies support a programmable trickle charge circuit that allows a rechargeable energy source (such as a super capacitor or a rechargeable battery) to be used for a backup supply. The VBAT pin allows the device to be backed up by a non-rechargeable battery. The device is fully operational from 2.0V to 5.5V.

Two programmable time-of-day alarms are provided by the IDT5P90011C. Each alarm can generate an interrupt on a programmable combination of seconds, minutes, hours, and day. The time-of day alarms can be programmed to assert two different interrupt outputs or to assert one common interrupt output. Both interrupt outputs operate when the device is powered by  $V_{CC1}$ ,  $V_{CC2}$ , or  $V_{BAT}$ .

The IDT5P90011C supports a direct interface to SPI serial data ports or standard 3-wire interface. A straightforward address and data format is implemented in which data transfers can occur 1 byte at a time or in multiple-byte-burst mode.

### **Features**

- Real-Time Clock (RTC) counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the Week, and Year with Leap-Year compensation valid up to 2100
- 96-Bytes of battery-backed NV RAM for data storage
- Two Time-Of-Day alarms, programmable on combination of Seconds, Minutes, Hours, and Day of the Week
- Supports Motorola SPI™ (Serial Peripheral Interface) Modes 1 and 3 or standard 3-wire interface
- Burst Mode for reading/writing successive addresses in Clock/RAM
- Dual-power supply pins for primary and backup power supplies
- Optional Trickle Charge output to backup supply
- 2.0V to 5.5V operation
- Commercial (0 to +70°C) temperature range
- 20-pin TSSOP package, RoHS compliant

## **Block Diagram**



## RENESAS

## **Pin Assignment**



20-pin TSSOP

## **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	V <sub>CC2</sub>	Power	Backup Power Supply. This is the secondary power supply pin. In systems using the trickle charger, the rechargeable energy source is connected to this pin.
2	V <sub>BAT</sub>	Input	Battery Input for standard +3 V Lithium cell or other energy source. If not used, $V_{BAT}$ must be connect to ground. Diodes must not be placed in series between $V_{BAT}$ and the battery, or improper operation will result.
3	X1	XI	Connections for standard 32.768 kHz quartz crystal. The internal oscillator is designed
5	X2	XO	for operation with a crystal having a specified load capacitance of 6pF. The IDT5P90011C can also be driven by an external 32.768 kHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.
4, 6, 8, 13, 19	NC	_	No connect.
7	INTO	Output	Active-Low Interrupt 0 Output. The INT0 pin is an active-low output of the IDT5P90011C that can be used as an interrupt input to a processor. The INT0 pin can be programmed to be asserted by only Alarm 0 or can be programmed to be asserted by either Alarm 0 or Alarm 1. The INT0 pin remains low as long as the status bit causing the interrupt is present and the corresponding interrupt enable bit is set. The INT0 pin operates when the IDT5P90011C is powered by V <sub>CC1</sub> , V <sub>CC2</sub> , or V <sub>BAT</sub> . The INT0 pin is an open-drain output and requires an external pullup resistor.
9	INT1	Output	Active-Low Interrupt 1 Output. The INT1 pin is an active-low output of the IDT5P90011C that can be used as an interrupt input to a processor. The INT1 pin can be programmed to be asserted by Alarm 1 only. The INT1 pin remains low as long as the status bit causing the interrupt is present and the corresponding interrupt enable bit is set. The INT1 pin operates when the IDT5P90011C is powered by V <sub>CC1</sub> , V <sub>CC2</sub> , or V <sub>BAT</sub> . The INT1 pin is an open-drain output and requires an external pullup resistor. Both INT0 and INT1 are open drain outputs. The two interrupts and the internal clock continue to run regardless of the level of VCC (as long as a power source is present).
10	GND	Power	Connect to ground.

## RENESAS

Pin Number	Pin Name	Pin Type	Pin Description
11	SERMODE	Input	Serial Interface Mode. The SERMODE pin offers the flexibility to choose between two serial interface modes. When connected to GND, standard 3-wire communication is selected. When connected to $V_{CC}$ , SPI communication is selected.
12	CE	Input	Chip Enable. The chip-enable signal must be asserted high during a read or a write for both 3-wire and SPI communication. This pin has an internal $55k\Omega$ pulldown resistor.
14	SCLK	Input	Serial Clock Input. SCLK is used to synchronize data movement on the serial interface for either the SPI or 3-wire interface.
15	SDI	Input	Serial Data Input. When SPI communication is selected, the SDI pin is the serial data input for the SPI bus. When 3-wire communication is selected, this pin must be tied to the SDO pin (the SDI and SDO pins function as a single I/O pin when tied together).
16	SDO	Output	Serial Data Output. When SPI communication is selected, the SDO pin is the serial data output for the SPI bus. When 3-wire communication is selected, this pin must be tied to the SDI pin (the SDI and SDO pins function as a single I/O pin when tied together).
17	V <sub>CCIF</sub>	Input	Interface Logic Power-Supply Input. Allows the device to drive SDO and $\overline{PF}$ output pins to a level that is compatible with the interface logic, thus allowing an easy interface to 3 V logic in mixed supply systems. This pin is physically connected to the source connection of the p-channel transistors in the output buffers of the SDO and PF pins.
18	PF	Output	Active-Low Power-Fail Output. Used to indicate loss of the primary power supply ( $V_{CC1}$ ). When $V_{CC1}$ is less than $V_{CC2}$ or less than $V_{BAT}$ , the $\overline{PF}$ pin is driven low.
20	V <sub>CC1</sub>	Power	Primary Power Supply. DC power is provided to the device on this pin.

## **Clock Accuracy**

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit can result in the clock running fast.

### **Crystal Specifications**

Parameter	Symbol	Min	Тур	Мах	Units
Nominal Frequency	f <sub>O</sub>		32.768		kHz
Series Resistance	ESR			70	kΩ
Load Capacitance	CL		6		pF

### Clock, Calendar, and Alarm

The time and calendar information is obtained by reading the appropriate register bytes. The RTC registers and user RAM are illustrated in the *RTC Registers and Address Map* table. The time, calendar, and alarm are set or initialized by writing the appropriate register bytes. Note that some bits are set to 0. These bits always read 0 regardless of how they are written. Also note that registers 12h to 1Fh (read) and registers 92h to 9Fh are reserved. These registers always read 0 regardless of how they are written. The contents of the time, calendar, and alarm registers are in the BCD format. The day register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (e.g., if 1 equals Sunday, 2 equals Monday and so on). Illogical time and date entries result in undefined operation.

Except where otherwise noted, the initial power on state of all registers is not defined. Therefore, it is important to enable the oscillator (EOSC = 0) and disable write protect (WP = 0) during initial configuration.

#### Writing to the Clock Registers

The internal time and date registers continue to increment during write operations. However, the countdown chain is reset when the seconds register is written. Writing the time and date registers within one second after writing the seconds register ensures consistent data.

Terminating a write before the last bit is sent aborts the write for that byte.

### **Reading from the Clock Registers**

Buffers are used to copy the time and date register at the beginning of a read. When reading in burst mode, the user copy is static while the internal registers continue to increment.

# **RTC Registers and Address Map Table**

Read	Write	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 0	Range				
00h	80h	0		10 seconds	;		Seco	onds		00 - 59		
01h	81h	0		10 minutes			Minu	utes		00 - 59		
			10	Р						1 - 12 + P/A		
02h	82h	0	12	А	10 hour		Hours					
			24	10								
03h	83h	0	0	0	0		Day					
04h	84h	0	0	10	date		Da	ite		01 - 31		
05h	85h	0	0	10 m	nonth		Мо	nth		01 - 12		
06h	86h		10	year			Ye	ar		00 - 99		
_	_				Alarm 0							
07h	87h	М	10	seconds Ala	arm	Seconds Alarm			Seconds Alarm			
08h	88h	М	10	minutes Ala	arm		Minutes Alarm					
			10	Р								
09h	89h	М	12	А	10 hour		Hours Alarm		00 - 23			
			24	10								
0Ah	8Ah	М	0	0	0		Day A	Alarm		1 - 7		
_	_				Ala	rm 1				_		
0Bh	8Bh	М	10	seconds Ala	arm		Second	s Alarm		00 - 59		
0Ch	8Ch	М	10	minutes Ala	arm		Minutes	s Alarm		00 - 59		
			10	Р						1 - 12 + P/A		
0Dh	8Dh	М	12	А	10 hour		Hours	Alarm		00 - 23		
			24	10								
0Eh	8Eh	М	0	0	0		Day A	Alarm		1 - 7		
0Fh	8Fh				Contro	ol Alarm	Alarm					
10h	90h				Status	Register				_		
11h	91h				Trickle Cha	rger Registe	r			_		
12h-1Fh	92h-9Fh				Res	erved				_		
20h-7Eh	A0h-FFh				96 Bytes	User RAM				00-FF		

The IDT5P90011C can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20 to 23 hours).

The IDT5P90011C contains two time-of-day alarms. Time-of-day Alarm 0 can be set by writing to registers 87h to 8Ah. Time-of-day Alarm 1 can be set by writing to registers 8Bh to 8Eh. The alarms can be programmed (by the INTCN bit of the control register) to operate in two different modes; each alarm can drive its own separate interrupt output or both alarms can drive a common interrupt output. Bit 7 of each of the time-of-day alarm registers are mask bits (Table 2). When all of the mask bits are logic 0, a time-of-day alarm only occurs once per week when the values stored in timekeeping registers 00h to 03h match the values stored in the time-of-day alarm registers. An alarm is generated every day when bit 7 of the day alarm register is set to a logic 1. An alarm is generated every hour when bit 7 of the day and hour alarm registers is set to a logic 1. Similarly, an alarm is generated every minute when bit 7 of the day, hour, and minute alarm registers is set to a logic 1. When bit 7 of the day, hour, minute, and seconds alarm registers is set to a logic 1, alarm occurs every second.

During each clock update, the RTC compares the Alarm 0 and Alarm 1 registers with the corresponding clock registers. When a match occurs, the corresponding alarm flag bit in the status register is set to a 1. If the corresponding alarm interrupt enable bit is enabled, an interrupt output is activated.

### Time-of-Day Alarm Mask Bits Table

Alarm R	egister M	ask Bits	(Bit7)	Function			
Seconds	Minutes	Hours	Days	Function			
1	1	1	1	Alarm once per second			
0	1	1	1	Alarm when seconds match			
0	0	1	1	Alarm when minutes and seconds match			
0	0	0	1	Alarm hours, minutes, and seconds match			
0	0	0	0	Alarm day, hours, minutes and seconds match			

## **Special Purpose Registers**

The IDT5P90011C has three additional registers (control register, status register, and trickle charger register) that control the RTC, interrupts, and trickle charger.

### Control Register (Read 0FH, Write 8Fh)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
EOSC	WP	0	0	0	INTCN	AIE1	AIEO

**EOSC (Enable Oscillator)** – This bit when set to logic 0 starts the oscillator. When this bit is set to a logic 1, the oscillator is stopped and the IDT5P90011C is placed into a low-power standby mode with a current drain of less than 100nA when power is supplied by  $V_{BAT}$  or  $V_{CC2}$ . On initial application of power, this bit will be set to a logic 1.

**WP (Write Protect)** – Before any write operation to the clock or RAM, this bit must be logic 0. When high, the write protect bit prevents a write operation to any register, including bits 0, 1, 2, and 7 of the control register. Upon initial power-up, the state of the WP bit is undefined. Therefore, the WP bit should be cleared before attempting to write to the device.

**INTCN (Interrupt Control)** – This bit controls the relationship between the two time-of-day alarms and the interrupt output pins. When the INTCN bit is set to a logic 1, a match between the timekeeping registers and the Alarm 0 registers activates the INT0 pin (provided that the alarm is enabled) and a match between the timekeeping registers and the Alarm 1 registers activate the INT1 pin (provided that the alarm is enabled). When the INTCN bit is set to a logic 0, a match between the timekeeping registers and either Alarm 0 or Alarm 1 activate the INT0 pin (provided that the alarms are enabled). INT1 has no function when INTCN is set to a logic 0.

**AIE0 (Alarm Interrupt Enable 0)** – When set to a logic 1, this bit permits the interrupt 0 request flag (IRQF0) bit in the status register to assert INT0. When the AIE0 bit is set to logic 0, the IRQF0 bit does not initiate the INT0 signal.

AIE1 (Alarm Interrupt Enable 1) – When set to a logic 1, this bit permits the interrupt 1 request flag (IRQF1) bit in the status register to assert  $\overline{INT1}$  (when INTCN = 1) or to assert  $\overline{INT0}$  (when INTCN = 0). When the AIE1 bit is set to logic 0, the IRQF1 bit does not initiate an interrupt signal.

#### Status Register (Read 10h)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	IRQF1	IRQF0

**IRQF0 (Interrupt 0 Request Flag)** – A logic 1 in the interrupt request flag bit indicates that the current time has matched the Alarm 0 registers. If the AIE0 bit is also a logic 1, the INT0 pin goes low. IRQF0 is cleared when the address pointer goes to any of the Alarm 0 registers during a read or write.

**IRQF1 (Interrupt 1 Request Flag)** – A logic 1 in the interrupt request flag bit indicates that the current time has matched the Alarm 1 registers. This flag can be used to generate an interrupt on either INT0 or INT1 depending on the status of the INTCN bit in the control register. If the INTCN bit is set to a logic 1 and IRQF1 is at a logic 1 (and AIE1 bit is also a logic 1), the INT1 pin goes low. If the INTCN bit is set to a logic 0 and IRQF1 is at a logic 1 (and AIE1 bit is also a logic 1), the INT0 pin goes low. IRQF1 is cleared when the address pointer goes to any of the Alarm 1 registers during a read or write.

#### Trickle Charge Register (Read 11H, Write 91H)

This register controls the trickle charge characteristics of the IDT5P90011C. The basic components of the trickle charger are shown in the simplified schematic, *Programmable Trickle Charger*. The trickle-charge select (TCS) bits (bits 4–7) control the selection of the trickle charger. To prevent accidental enabling, only a pattern of 1010 enables the trickle charger. All other patterns disable the trickle charger. On the initial application of power, the IDT5P90011C powers up with the trickle charger disabled. The diode select (DS) bits (bits 2–3) select whether one diode or two diodes are connected between  $V_{CC1}$  and  $V_{CC2}$ . The resistor select (RS) bits select the resistor that is connected by the RS and DS bits, as shown in the *Trickle Charger Resistor and Diode Select* table.



### Programmable Trickle Charger

TCS Bit 7	TCS Bit 6	TCS Bit 5	TCS Bit 4	DS Bit 3	DS Bit 2	RS Bit 1	RS Bit 0	Function
Х	Х	Х	Х	Х	Х	0	0	Disabled
Х	Х	Х	Х	0	0	Х	Х	Disabled
Х	Х	Х	Х	1	1	Х	Х	Disabled
1	0	1	0	0	1	0	1	1 Diode, $2k\Omega$
1	0	1	0	0	1	1	0	1 Diode, 4kΩ
1	0	1	0	0	1	1	1	1 Diode, 8kΩ
1	0	1	0	1	0	0	1	2 Diodes, $2k\Omega$
1	0	1	0	1	0	1	0	2 Diodes, $4k\Omega$
1	0	1	0	1	0	1	1	2 Diodes, $8k\Omega$
0	1	0	1	1	1	0	0	Initial Power-on State

#### Trickle Charger Resistor and Diode Select Table

The user determines diode and resistor selection according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 5 V is applied to V<sub>CC1</sub> and a super cap is connected to V<sub>CC2</sub>. Also assume that the trickle charger has been enabled with 1 diode and resistor R1 between V<sub>CC1</sub> and V<sub>CC2</sub>. The maximum current I<sub>MAX</sub> would, therefore, be calculated as follows:

 $I_{MAX} = (5.0V - diode drop)/R1 \approx (5.0V - 0.7V)/2k\Omega \approx 2.2mA$ 

As the super cap charges, the voltage drop between  $V_{CC1}$  and  $V_{CC2}$  decreases and, therefore, the charge current decreases.

### **Power Control**

Power is provided through the V<sub>CC1</sub>, V<sub>CC2</sub>, and V<sub>BAT</sub> pins. Three different power-supply configurations are illustrated in the *Power Supply Configurations* figure. Configuration 1 shows the IDT5P90011C being backed up by a nonrechargeable energy source such as a lithium battery. In this configuration, the system power supply is connected to V<sub>CC1</sub> and V<sub>CC2</sub> is grounded. The IDT5P90011C is write-protected if V<sub>CC1</sub> is less than V<sub>BAT</sub>.

Configuration 2 illustrates the IDT5P90011C being backed up by a rechargeable energy source. In this case, the V<sub>BAT</sub> pin is grounded, V<sub>CC1</sub> is connected to the primary power supply, and V<sub>CC2</sub> is connected to the secondary supply (the rechargeable energy source). The device does not write-protect itself in this configuration.

Configuration 3 shows the IDT5P90011C in battery operate mode where the device is powered only by a single battery. In this case, the  $V_{CC1}$  and  $V_{BAT}$  pins are grounded and the battery is connected to the  $V_{CC2}$  pin. The device does not write-protect itself in this configuration.

The IDT5P90011C continually monitors V<sub>CC1</sub> for an out-of-tolerance condition. When V<sub>CC1</sub> falls below V<sub>SO</sub>, the device automatically switches over to the battery supply, either V<sub>CC2</sub> or V<sub>BAT</sub>. Upon power-up, the device switches from battery to V<sub>CC1</sub> at V<sub>SO</sub> and recognizes inputs.

Only these three configurations are allowed. Unused supply pins must be grounded.

## **Power Supply Configurations**



NOTE: DEVICE IS WRITE-PROTECTED IF VCC < VCCTP.

#### CONFIGURATION 2: BACKUP SUPPLY IS A RECHARGEABLE BATTERY OR SUPER CAPACITOR



NOTE: DEVICE DOES NOT PROVIDE AUTOMATIC WRITE PROTECTION.



# CONFIGURATION 3: BATTERY OPERATE MODE

### **Serial Interface**

The IDT5P90011C offers the flexibility to choose between two serial interface modes. The device can communicate with the SPI interface or with a standard 3-wire interface. The interface method used is determined by the SERMODE pin. When this pin is connected to VCC, SPI communication is selected. When this pin is connected to ground, standard 3-wire communication is selected.

#### Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a synchronous bus for address and data transfer, and is used when interfacing with the SPI bus on specific Motorola microcontrollers such as the 68HC05C4 and the 68HC11A8. The SPI mode of serial communication is selected by tying the SERMODE pin to VCC. Four pins are used for the SPI. The four pins are the SDO (serial data out), SDI (serial data in), CE (chip enable), and SCLK (serial clock). The IDT5P90011C is the slave device in an SPI application, with the microcontroller being the master. The SDI and SDO pins are the serial data input and output pins for the device, respectively. The CE input is used to initiate and terminate a data transfer. The SCLK pin is used to synchronize data movement between the master (microcontroller) and the slave (IDT5P90011C) devices.

The shift clock (SCLK), which is generated by the microcontroller, is active only during address and data transfer to any device on the SPI bus. The inactive clock polarity is programmable in some microcontrollers. The IDT5P90011C determines the clock polarity by sampling SCLK when CE becomes active. Therefore, either SCLK polarity can be accommodated. Input data (SDI) is latched on the internal strobe edge and output data (SDO) is shifted out on the shift edge (see the *Serial Clock as a Function of Microcontroller Clock Polarity (CPOL)* figure). There is one clock for each bit transferred. Address and data bits are transferred in groups of eight, MSB first.

### Serial Clock as a Function of Microcontroller Clock Polarity (CPOL)



**NOTE 1:** CPHA BIT POLARITY (IF APPLICABLE) MAY NEED TO BE SET ACCORDINGLY. **NOTE 2:** CPOL IS A BIT THAT IS SET IN THE MICROCONTROLLER'S CONTROL REGISTER. **NOTE 3:** SDO REMAINS AT HIGH-Z UNTIL 8 BITS OF DATA ARE READY TO BE SHIFTED OUT DURING A READ.

#### **Address and Data Bytes**

Address and data bytes are shifted MSB first into the serial data input (SDI) and out of the serial data output (SDO). Any transfer requires the address of the byte to specify a write or read to either a RTC or RAM location, followed by one or more bytes of data. Data is transferred out of the SDO for a read operation and into the SDI for a write operation (see the following two figures).

#### SPI Single-Byte Write



\* SCLK CAN BE EITHER POLARITY. SERMODE =  $V_{cc}$ 

The address byte is always the first byte entered after CE is driven high. The most significant bit (A7) of this byte determines if a read or write takes place. If A7 is 0, one or more read cycles occur. If A7 is 1, one or more write cycles occur.

Data transfers can occur one byte at a time or in multiple-byte burst mode. After CE is driven high an address is written to the IDT5P90011C. After the address, one or more data bytes can be written or read. For a single-byte transfer, one byte is read or written and then CE is driven low. For a multiple-byte transfer, however, multiple bytes can be read or written to the IDT5P90011C after the address has been written. Each read or write cycle causes the RTC register or RAM address to automatically increment. Incrementing continues until the device is disabled. When the RTC is selected, the address wraps to 00h after incrementing to 1Fh (during a read) and wraps to 80h after incrementing to 9Fh (during a write). When the RAM is selected, the address wraps to 20h after incrementing to 7Eh (during a read) and wraps to A0h after incrementing to FFh (during a write).

### SPI Multiple-Byte Burst Transfer



## Reading and Writing in Burst Mode

Burst mode is similar to a single-byte read or write, except that CE is kept high and additional SCLK cycles are sent until the end of the burst. The clock registers and the user RAM can be read or written in burst mode. When accessing the clock registers in burst mode, the address pointer wraps around after reaching 1Fh (9Fh for writes). When accessing the user RAM in burst mode, the address pointer wraps around after reaching 7Eh (FFh for writes).

#### **3-Wire Interface**

The 3-wire interface mode operates similarly to the SPI mode. However, in 3-wire mode there is one I/O instead of separate data in and data out signals. The 3-wire interface consists of the I/O (SDI and SDO pins tied together), CE, and SCLK pins. In 3-wire mode, each byte is shifted in LSB first unlike SPI mode where each byte is shifted in MSB first.

A1

AO

A2

A3

A4

A5 A6

As is the case with the SPI mode, an address byte is written to the device followed by a single data byte or multiple data bytes. The following figure illustrates a read and write cycle. In 3-wire mode, data is input on the rising edge of SCLK and output on the falling edge of SCLK.

SINGLE-BYTE READ

#### 3-Wire Single-Byte Transfer

CE

SCLK

1/0\*





0

D0

D1

D2

**NOTE:** IN BURST MODE, CE IS KEPT HIGH AND ADDITIONAL SCLK CYCLES ARE SENT UNTIL THE END OF THE BURST. \*//O IS SDI AND SDO TIED TOGETHER.

SERMODE = GND

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the IDT5P90011C. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Voltage range on any pin relative to ground	-0.5 V to 7 V
Storage Temperature	-55 to +125°C
Junction Temperature	125°C
Soldering Temperature	260°C

### **Recommended DC Operation Conditions**

Parameter	S	ymbol	Min.	Тур.	Max.	Units	Notes
Ambient Operating Temp. (commercial) $V_{CC}$ = 2.0 to 5.5 V $V_{CC1}$ or $V_{CC2}$			0		+70	°C	
Supply Voltage; V <sub>CC1</sub> , V <sub>CC2</sub>	V <sub>CC1</sub> , V <sub>CC2</sub>		2.0		5.5	V	7
Logic 1 Input	V <sub>IH</sub>		0.7Vcc		V <sub>CC</sub> +0.3	V	
	V <sub>IL</sub>	V <sub>CC</sub> = 2.0 V	-0.3		+0.3	V	
		V <sub>CC</sub> = 5 V			+0.8	ax. Units No   70 °C   5.5 V   5.5 V   2 + 0.3 V   0.3 V   0.8 V   5.5 V   5.5 V	
V <sub>BAT</sub> Battery Voltage	V <sub>BAT</sub>		2.0		5.5	V	
V <sub>CCIF</sub> Supply Voltage	V <sub>CCIF</sub>		2.0		5.5	V	11

## **DC Electrical Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units	Notes
Input Leakage	ILI		-100		+500	μA	
Output Leakage	I <sub>LO</sub>		-1		+1	μA	
	V <sub>OL</sub>	V <sub>CC</sub> =2.0 V I <sub>OL</sub> = 1.5 mA			0.4	V	
		V <sub>CC</sub> =5 V I <sub>OL</sub> = 4.0 mA			0.4	V	
Logic 1 Output	V <sub>OH</sub>	V <sub>CCIF</sub> =2.0 V I <sub>OH</sub> = -0.4 mA	1.6			V	
		V <sub>CCIF</sub> =5 V I <sub>OH</sub> = -1.0 mA	2.4			V	
Varia Activo Supply Current	I <sub>CC1A</sub>	V <sub>CC1</sub> =2.0 V			0.425	mA	2,8
V <sub>CC1</sub> Active Supply Current		V <sub>CC1</sub> =5 V			1.28	mA	
V <sub>CC1</sub> Timekeeping Current	I <sub>CC1T</sub>	V <sub>CC1</sub> =2.0 V			25.3	μA	1,8,12
(Osc on)		V <sub>CC1</sub> =5 V			81	μA	
V <sub>CC1</sub> Standby Current	I <sub>CC1S</sub>	V <sub>CC1</sub> =2.0 V			25	μA	6,8,12
(Osc off)		V <sub>CC1</sub> =5 V			80	μA	
Voca Active Supply Current	I <sub>CC2A</sub>	V <sub>CC2</sub> =2.0 V			0.4	mA	2,9
VGC2 Active Supply Current		V <sub>CC2</sub> =5 V			1.2	mA	
V <sub>CC2</sub> Timekeeping Current	I <sub>CC2T</sub>	V <sub>CC2</sub> =2.0 V			0.7	μA	1,9,12
(Osc on)		V <sub>CC2</sub> =5 V			1	μA	
V <sub>CC2</sub> Standby Current	I <sub>CC2S</sub>	V <sub>CC2</sub> =2.0 V			200	nA	6,9,12
(Osc off)		V <sub>CC2</sub> =5 V			200	nA	
Battery Timekeeping Current	I <sub>BAT</sub>	V <sub>BAT</sub> =3 V			700	nA	10,12
Battery Standby Current	I <sub>BATS</sub>	V <sub>BAT</sub> =3 V			200	nA	10,12
	R1			2		kΩ	
Trickle Charger Resistors	R2			4		kΩ	
	R3			8		kΩ	
Trickle Charge Diode Voltage Drop	V <sub>TD</sub>			0.7		V	
Switchover Voltage	V <sub>SO</sub>		2.45	2.575	2.7	V	

Unless stated otherwise, over the operating range.

## Capacitance

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Capacitance	CI			10		pF
Output Capacitance	CO			15		pF

## **3-Wire AC Electrical Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units	Notes
Data to CLK Satur	t <sub>DC</sub>	V <sub>CC</sub> = 2.0 V	200			ns	3,4
		V <sub>CC</sub> = 5 V	50			ns	-
CLK to Data Hald	t <sub>CDH</sub>	V <sub>CC</sub> = 2.0 V	280			ns	3,4
		V <sub>CC</sub> = 5 V	70			ns	-
CLK to Data Dolay	t <sub>CDD</sub>	V <sub>CC</sub> = 2.0 V			800	ns	3,4.5
		V <sub>CC</sub> = 5 V			200	ns	
	t <sub>CL</sub>	V <sub>CC</sub> = 2.0 V	1000			ns	4
CER EOW TIME		V <sub>CC</sub> = 5 V	250			ns	-
	t <sub>CH</sub>	V <sub>CC</sub> = 2.0 V	1000			ns	4
		V <sub>CC</sub> = 5 V	250			ns	
	t <sub>CLK</sub>	V <sub>CC</sub> = 2.0 V			0.6	MHz	4
CERTIequency		V <sub>CC</sub> = 5 V	DC		2.0	MHz	
CLK Rise and Fall	t <sub>R,</sub> t <sub>F</sub>	V <sub>CC</sub> = 2.0 V			2000	ns	
		V <sub>CC</sub> = 5 V			500	ns	
CE to CLK Setup	t <sub>CC</sub>	V <sub>CC</sub> = 2.0 V	4			μs	4
		V <sub>CC</sub> = 5 V	1			μs	
CLK to CE Hold	t <sub>CCH</sub>	V <sub>CC</sub> = 2.0 V	240			ns	4
		V <sub>CC</sub> = 5 V	60			ns	
CE Inactive Time	t <sub>CWH</sub>	V <sub>CC</sub> = 2.0 V	4			μs	4
		V <sub>CC</sub> = 5 V	1			μs	
CE to Output High-Z	t <sub>CDZ</sub>	V <sub>CC</sub> = 2.0 V			280	ns	3,4
		$V_{CC}$ = 5 V			70	ns	
SCLK to Output High-7	t <sub>CCZ</sub>	V <sub>CC</sub> = 2.0 V			280	ns	3,4
		V <sub>CC</sub> = 5 V			70	ns	

Unless stated otherwise, over the operating range. (refer to the following 3-Wire Timing Diagrams)

## **Timing Diagram: 3-Wire Read Data Transfer**



\* I/O IS SDI AND SDO TIED TOGETHER.

## **Timing Diagram: 3-Wire Write Data Transfer**



# **SPI AC Electrical Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units	Notes
Data to CLK Sotup	t <sub>DC</sub>	V <sub>CC</sub> = 2.0 V	200			ns	5,6
Data to CER Setup		V <sub>CC</sub> = 5 V	20			ns	
CLK to Data Hold	t <sub>CDH</sub>	V <sub>CC</sub> = 2.0 V	280			ns	5,6
CLK to Data Hold		V <sub>CC</sub> = 5 V	70			ns	
CLK to Data Delay	t <sub>CDD</sub>	V <sub>CC</sub> = 2.0 V			800	ns	5,6,7
CER to Data Delay		V <sub>CC</sub> = 5 V			200	ns	
	t <sub>CL</sub>	V <sub>CC</sub> = 2.0 V	1000			ns	6
		V <sub>CC</sub> = 5 V	250			ns	
CLK High Time	t <sub>CH</sub>	V <sub>CC</sub> = 2.0 V	1000			ns	6
		V <sub>CC</sub> = 5 V	250			ns	
	t <sub>CLK</sub>	V <sub>CC</sub> = 2.0 V			0.6	MHz	6
		V <sub>CC</sub> = 5 V	DC		2.0	MHz	
CLK Rise and Fall	t <sub>R,</sub> t <sub>F</sub>	V <sub>CC</sub> = 2.0 V			2000	ns	
		V <sub>CC</sub> = 5 V			500	ns	
CE to CLK Setup	t <sub>CC</sub>	V <sub>CC</sub> = 2.0 V	4			μs	6
		V <sub>CC</sub> = 5 V	1			μs	
CLK to CE Hold	t <sub>CCH</sub>	V <sub>CC</sub> = 2.0 V	240			ns	6
		V <sub>CC</sub> = 5 V	60			ns	
CE Inactive Time	t <sub>CWH</sub>	V <sub>CC</sub> = 2.0 V	4			μs	6
		V <sub>CC</sub> = 5 V	1			μs	1
CE to Output High 7	t <sub>CDZ</sub>	V <sub>CC</sub> = 2.0 V			280	ns	5,6
		V <sub>CC</sub> = 5 V			70	ns	1

Unless stated otherwise, over the operating range. (refer to the following SPI Timing Diagrams)

## Timing Diagram: SPI Read Data Transfer



\* SCLK CAN BE EITHER POLARITY, TIMING SHOWN FOR CPOL = 1.

## **Timing Diagram: SPI Write Data Transfer**



\* SCLK CAN BE EITHER POLARITY, TIMING SHOWN FOR CPOL = 1.

# RENESAS

#### Notes:

1.  $I_{CC1T}$  and  $I_{CC2T}$  are specified with CE set to a logic 0 and  $\overline{EOSC}$  bit = 0 (oscillator enabled).

2.  $I_{CC1A}$  and  $I_{CC2A}$  are specified with CE =  $V_{CC}$ , SCLK = 2 MHz at  $V_{CC}$  = 5V; SCLK = 500 kHz at  $V_{CC}$  = 2.0V,  $V_{IL}$  = 0V,  $V_{IH}$  =  $V_{CC}$ , and EOSC bit = 0 (oscillator enabled).

3. Measured at V<sub>IH</sub> = 2.0 V or V<sub>IL</sub> = 0.8 V and 10 ms maximum rise and fall time.

- 4. Measured with 50 pF load.
- 5. Measured at  $V_{OH}$  = 2.4 V or  $V_{OL}$  = 0.4 V.
- 6.  $I_{CC1S}$  and  $I_{CC2S}$  are specified with CE set to a logic 0. The EOSC bit must be set to logic 1 (oscillator disabled).
- 7.  $V_{CC} = V_{CC1}$ , when  $V_{CC1} > V_{CC2} + 0.2V$  (typical);  $V_{CC} = V_{CC2}$ , when  $V_{CC2} > V_{CC1}$ .
- 8. V<sub>CC2</sub> = 0V.
- 9. V<sub>CC1</sub> = 0V.
- 10.  $V_{CC1} < V_{BAT}$ .
- 11.  $V_{CCIF}$  must be less than or equal to the largest of  $V_{CC1}$ ,  $V_{CC2}$ , and  $V_{BAT}$ .
- 12. Using a crystal on X1 and X2, rated for 6 pF load.

## **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
The meal Desistance, lumetice to	$\theta_{JA}$	Still air		78		°C/W
Ambient	$\theta_{JA}$	1 m/s air flow		70		°C/W
	$\theta_{JA}$	3 m/s air flow		68		°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			37		°C/W

## **Marking Diagram**



Notes:

- 1. "\$" is the mark code.
- 2. "YYWW" is the last two digits of the year and week that the part was assembled.
- 3. "G" after the two-letter package code denotes RoHS compliant package.
- 4. Bottom marking: traceability mark.

### Package Outline and Package Dimensions (20-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)

Package dimensions are kept current with JEDEC Publication No. 95, MO-153



	MIIIII	ieters	inches"	
Symbol	Min	Max	Min	Max
А		1.20		0.047
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.032	0.041
b	0.19	0.30	0.007	0.012
С	0.09	0.20	0.0035	0.008
D	6.40	6.60	0.252	0.260
E	6.40 BASIC 0.252 BASI			BASIC
E1	4.30	4.50	0.169	0.177
е	0.65 Basic		0.0256	8 Basic
L	0.45	0.75	0.018	0.030
а	0°	8°	0°	<b>8</b> °
aaa		0.10		0.004



## **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature	
5P90011CPGG	see page 22	Tubes	20-pin TSSOP	0 to +70°C	
5P90011CPGG8		Tape and Reel	20-pin TSSOP	0 to +70°C	

"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

## RENESAS

## **Revision History**

.

Rev.	Date	Originator	Description of Change
А	08/27/14	R. Wei	Initial release.



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.