

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

4559 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0188-0104

Rev.1.04

Aug 23, 2007

DESCRIPTION

The 4559 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 Series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16-bit timer for clock count, interrupts, and oscillation circuit switch function.

The various microcomputers in the 4559 Group include variations of type as shown in the table below.

FEATURES

- Minimum instruction execution time.....0.5 μs (at 6 MHz oscillation frequency, in high-speed through-mode)
- Supply voltage1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)
- Timers
 - Timer 18-bit timer with a reload register and carrier wave output auto-control function
 - Timer 28-bit timer with two reload registers and carrier wave generation circuit
 - Timer 3 16-bit timer (fixed dividing frequency)

- Interrupt 4 sources
- Key-on wakeup function pins 17
- I/O port 22
- Output port 3
- LCD control circuit
 - Segment output 32
 - Common output 4
- Voltage drop detection circuit
 - Reset occurrence..... Typ. 1.7 V (Ta = 25 °C)
 - Reset release Typ. 1.8 V (Ta = 25 °C)
 - Skip occurrence Typ. 2.0 V (Ta = 25 °C)
- Power-on reset circuit
- Watchdog timer
- Clock generating circuit
 - Built-in clock (on-chip oscillator)
 - Main clock (ceramic resonator/RC oscillation)
 - Sub-clock (quartz-crystal oscillation)
- LED drive directly enabled (port D)

APPLICATION

Remote control transmitter

Table 1 Support Product

Part number	ROM size (× 10 bits)	RAM size (× 4 bits)	Package	ROM type
M34559G6FP (Note 1)	6144 words	288 words	PLQP0052JA-A	QzROM
M34559G6-XXXFP	6144 words	288 words	PLQP0052JA-A	QzROM

Note 1: Shipped in blank

PIN CONFIGURATION




Fig 1. Pin configuration (PLQP0052JA-A type)

FUNCTIONAL BLOCK DIAGRAM




Fig 2. Functional block diagram (PLQP0052JA-A type)

PERFORMANCE OVERVIEW

Table 2 Performance overview

Parameter		Function
Number of basic instructions		135
Minimum instruction execution time		0.5 μ s (Oscillation frequency 6 MHz: high-speed through mode)
Memory sizes	ROM	6144 words \times 10 bits
	RAM	288 words \times 4 bits (including LCD display RAM 32 words \times 4 bits)
I/O port	D0–D5	I/O (Input is examined by skip decision.) Six independent I/O ports. The output structure can be switched by software. Port D5 is also used as INT pin.
	D6, D7	Output Two independent output ports. Ports D6 and D7 are also used as XCIN and XCOU, respectively.
	P00–P03	I/O 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P00–P03 are also used as SEG16–SEG19, respectively.
	P10–P13	I/O 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P10–P13 are also used as SEG20–SEG23, respectively.
	P20–P23	I/O 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P20–P23 are also used as SEG24–SEG27, respectively.
	P30–P33	I/O 4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P30–P33 are also used as SEG28–SEG31, respectively.
	C	Output 1-bit output; Port C is also used as CNTR pin.
Timer	Timer 1	8-bit timer with a reload register and carrier wave output auto-control function, and has an event counter.
	Timer 2	8-bit timer with two reload registers and carrier wave generation function.
	Timer 3	16-bit timer, fixed dividing frequency (timer for clock count)
	Timer LC	4-bit programmable timer with a reload register (for LCD clock generating)
	Watchdog timer	16-bit timer, fixed dividing frequency (timer for monitor)
LCD control circuit	Selective bias value	1/2, 1/3 bias
	Selective duty value	2, 3, 4 duty
	Common output	4
	Segment output	32
	Internal resistor for power supply	2r \times 3, 2r \times 2, r \times 3, r \times 2 (r = 100 k Ω , (Ta = 25 $^{\circ}$ C, Typical value))
Voltage drop detection circuit	Reset occurrence	Typ. 1.7 V (Ta=25 $^{\circ}$ C)
	Reset release	Typ. 1.8 V (Ta=25 $^{\circ}$ C)
	Skip occurrence	Typ. 2.0 V (Ta=25 $^{\circ}$ C)
Power-on reset circuit		Built-in
Interrupt	Source	4 sources (one for external, three for timers)
	Nesting	1 level
Subroutine nesting		8 levels
Device structure		CMOS silicon gate
Package		52-pin plastic molded LQFP (PLQP0052JA-A)
Operating temperature range		-20 to 85 $^{\circ}$ C
Power source voltage		1.8 to 5.5 V (It depends on operation source clock, oscillation frequency and operation mode)
Power dissipation (Typ. value)	At active mode	0.3 mA (Ta = 25 $^{\circ}$ C, VDD = 3 V, f(XIN) = 4 MHz, f(XCIN) = stop, f(RING) = stop, f(STCK) = f(XIN)/8)
	At clock operating mode	5 μ A (Ta = 25 $^{\circ}$ C, VDD = 3 V, f(XCIN) = 32 kHz)
	At RAM back-up	0.1 μ A (Ta = 25 $^{\circ}$ C, VDD = 5 V, output transistor is cut-off state)

PIN DESCRIPTION

Table 3 Pin description

Pin	Name	Input/Output	Function
V _{DD}	Power source	–	Connected to a plus power supply.
V _{SS}	Power source	–	Connected to a 0 V power supply.
CNV _{SS}	CNV _{SS}	–	This pin is shared with the V _{PP} pin which is the power source input pin for programming the built-in QzROM. Connect to V _{SS} through a resistor about 5 k Ω .
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
X _{IN}	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator, connect it between pins X _{IN} and X _{OUT} . A feedback resistor is built-in between them. When using the RC oscillation, connect a resistor and a capacitor to X _{IN} , and leave X _{OUT} pin open.
X _{OUT}	Main clock output	Output	
X _{CIN}	Sub clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal oscillator between pins X _{CIN} and X _{COU} . A feedback resistor is built-in between them. X _{CIN} and X _{COU} pins are also used as ports D ₆ and D ₇ , respectively.
X _{COU}	Sub clock output	Output	
RESET	Reset I/O	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
D ₀ –D ₅	I/O port D (Input is examined by skip decision.)	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port D ₅ is also used as INT pin.
D ₆ , D ₇	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output structure is N-channel open-drain. Ports D ₆ and D ₇ are also used as X _{CIN} pin and X _{COU} pin, respectively.
P ₀₀ –P ₀₃	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P ₀₀ –P ₀₃ are also used as SEG ₁₆ –SEG ₁₉ , respectively.
P ₁₀ –P ₁₃	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P ₁₀ –P ₁₃ are also used as SEG ₂₀ –SEG ₂₃ , respectively.
P ₂₀ –P ₂₃	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P ₂₀ –P ₂₃ are also used as SEG ₂₄ –SEG ₂₇ , respectively.
P ₃₀ –P ₃₃	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P3 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P ₃₀ –P ₃₃ are also used as SEG ₂₈ –SEG ₃₁ , respectively.
C	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin.
COM ₀ –COM ₃	Common output	Output	LCD common output pins. Pins COM ₀ and COM ₁ are used at 1/2 duty, pins COM ₀ –COM ₂ are used at 1/3 duty and pins COM ₀ –COM ₃ are used at 1/4 duty.
SEG ₀ –SEG ₃₁	Segment output	Output	LCD segment output pins. SEG ₀ –SEG ₂ pins are used as V _{LC3} –V _{LC1} pins, respectively. SEG ₁₆ –SEG ₃₁ pins are used as Ports P ₀₀ –P ₀₃ , Ports P ₁₀ –P ₁₃ , Ports P ₂₀ –P ₂₃ , and Ports P ₃₀ –P ₃₃ , respectively.
CNTR	Timer I/O	I/O	CNTR pin has the function to input the clock for the timer 1 event counter and to output the PWM signal generated by timer 2. CNTR pin is also used as Port C.
INT	Interrupt input	Input	INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D ₅ .
V _{LC3} –V _{LC1}	LCD power source	–	These are the LCD power supply pins. If an internal resistor is used, connect the V _{LC3} pin to the V _{DD} pin. (If brightness adjustment is required, connect via a resistor.) When using an external power supply, apply voltage such that V _{SS} \leq V _{LC1} \leq V _{LC2} \leq V _{LC3} \leq V _{DD} . Pins V _{LC3} to V _{LC1} also function as pins SEG ₀ to SEG ₂ .

MULTIFUNCTION**Table 4 Pin description**

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
P0 ₀	SEG ₁₆	SEG ₁₆	P0 ₀	P3 ₀	SEG ₂₈	SEG ₂₈	P3 ₀
P0 ₁	SEG ₁₇	SEG ₁₇	P0 ₁	P3 ₁	SEG ₂₉	SEG ₂₉	P3 ₁
P0 ₂	SEG ₁₈	SEG ₁₈	P0 ₂	P3 ₂	SEG ₃₀	SEG ₃₀	P3 ₂
P0 ₃	SEG ₁₉	SEG ₁₉	P0 ₃	P3 ₃	SEG ₃₁	SEG ₃₁	P3 ₃
P1 ₀	SEG ₂₀	SEG ₂₀	P1 ₀	D ₅	INT	INT	D ₅
P1 ₁	SEG ₂₁	SEG ₂₁	P1 ₁	D ₆	XCIN	XCIN	D ₆
P1 ₂	SEG ₂₂	SEG ₂₂	P1 ₂	D ₇	XCOU _T	XCOU _T	D ₇
P1 ₃	SEG ₂₃	SEG ₂₃	P1 ₃	C	CNTR	CNTR	C
P2 ₀	SEG ₂₄	SEG ₂₄	P2 ₀	SEG ₀	VLC ₃	VLC ₃	SEG ₀
P2 ₁	SEG ₂₅	SEG ₂₅	P2 ₁	SEG ₁	VLC ₂	VLC ₂	SEG ₁
P2 ₂	SEG ₂₆	SEG ₂₆	P2 ₂	SEG ₂	VLC ₁	VLC ₁	SEG ₂
P2 ₃	SEG ₂₇	SEG ₂₇	P2 ₃				

Note 1. Pins except above have just single function.

Note 2. The input/output of D₅ can be used even when INT is selected.

Be careful when using inputs of both INT and D₅ since the input threshold value of INT pin is different from that of port D₅.

Note 3. "H" output function of port C can be used even when the CNTR (output) is used.

PORT FUNCTION**Table 5 Port function**

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D ₀ –D ₄ , D ₅ /INT	I/O (6)	N-channel open-drain/ CMOS	1 bit	SD, RD SZD, CLD	FR1, FR2, I1, K2	Programmable output structure selection function
	D ₆ /XCIN, D ₇ /XCOU _T	Output (2)	N-channel open-drain			RG	–
Port P0	P0 ₀ /SEG ₁₆ , P0 ₁ /SEG ₁₇ , P0 ₂ /SEG ₁₈ , P0 ₃ /SEG ₁₉	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP0A IAP0	PU0, K0, FR0, C1	Programmable pull-up, key- on wakeup and output structure selection function
Port P1	P1 ₀ /SEG ₂₀ , P1 ₁ /SEG ₂₁ , P1 ₂ /SEG ₂₂ , P1 ₃ /SEG ₂₃	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP1A IAP1	PU1, K0, FR0, C2	Programmable pull-up, key- on wakeup and output structure selection function
Port P2	P2 ₀ /SEG ₂₄ , P2 ₁ /SEG ₂₅ , P2 ₂ /SEG ₂₆ , P2 ₃ /SEG ₂₇ ,	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP2A IAP2	PU2, K1, FR3, L3	Programmable pull-up, key- on wakeup and output structure selection function
Port P3	P3 ₀ /SEG ₂₈ , P3 ₁ /SEG ₂₉ , P3 ₂ /SEG ₃₀ , P3 ₃ /SEG ₃₁	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP3A IAP3	PU3, K2, K3, FR2, C3	Programmable pull-up, key- on wakeup and output structure selection function
Port C	C/CNTR	Output (1)	CMOS	1 bit	RCP SCP	W1, W2, W4	–

DEFINITION OF CLOCK AND CYCLE

• Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- Clock (f(XIN)) by the external ceramic resonator
- Clock (f(XIN)) by the external RC oscillation
- Clock (f(XIN)) by the external input
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator
- Clock (f(XCIN)) by the external quartz-crystal oscillation

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

• Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

• Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Table 6 Table Selection of system clock

Register MR				System clock	Operation mode
MR ₃	MR ₂	MR ₁	MR ₀		
1	1	0	0	f(STCK) = f(RING)/8	Internal frequency divided by 8 mode
1	0	0	0	f(STCK) = f(RING)/4	Internal frequency divided by 4 mode
0	1	0	0	f(STCK) = f(RING)/2	Internal frequency divided by 2 mode
0	0	0	0	f(STCK) = f(RING)	Internal frequency through mode
1	1	0	1	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode
1	0	0	1	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode
0	1	0	1	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode
0	0	0	1	f(STCK) = f(XIN)	High-speed through mode
1	1	1	0	f(STCK) = f(XCIN)/8	Low-speed frequency divided by 8 mode
1	0	1	0	f(STCK) = f(XCIN)/4	Low-speed frequency divided by 4 mode
0	1	1	0	f(STCK) = f(XCIN)/2	Low-speed frequency divided by 2 mode
0	0	1	0	f(STCK) = f(XCIN)	Low-speed through mode

Note 1. The f(RING)/8 is selected after system is released from reset

CONNECTIONS OF UNUSED PINS

Table 7 Port function

Pin	Connection	Usage condition
XIN	Connect to Vss.	RC oscillator is not selected
XOUT	Open.	–
XCIN/D6	Connect to Vss.	–
XCOU/D7	Open.	–
D0–D4	Open.	–
	Connect to Vss.	N-channel open-drain is selected for the output structure.
D5/INT	Open.	INT pin input is disabled.
	Connect to Vss.	N-channel open-drain is selected for the output structure.
P00/SEG16– P03/SEG19	Open.	The key-on wakeup function is invalid.
	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P10/SEG20– P13/SEG23	Open.	The key-on wakeup function is invalid.
	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P20/SEG24– P23/SEG27	Open.	The key-on wakeup function is invalid.
	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P30/SEG28– P33/SEG31	Open.	The key-on wakeup function is invalid.
	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
C/CNTR	Open.	CNTR input is not selected for timer 1 count source.
COM0–COM3	Open.	–
SEG0/VLC3	Open.	SEG0 pin is selected.
SEG1/VLC2	Open.	SEG1 pin is selected.
SEG2/VLC1	Open.	SEG2 pin is selected.
SEG3–SEG15	Open.	–

(Note when connecting to Vss or VDD)

Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.

PORT BLOCK DIAGRAM




Fig 3. Port block diagram (1)




Fig 4. Port block diagram (2)




Fig 5. Port block diagram (3)




Fig 6. Port block diagram (4)




Fig 7. Port block diagram (5)




Fig 8. Port block diagram (6)




Fig 9. Port block diagram (7)




Fig 10. Port block diagram (8)




Fig 11. External interrupt circuit structure

FUNCTION BLOCK OPERATIONS

CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 12).

It is unchanged with both A n instruction and AM instruction. The value of A0 is stored in carry flag CY with the RAR instruction (Figure 13).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 14).

Register E is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 15).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0".

When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction.

The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.




Fig 12. AMC instruction execution example




Fig 13. RAR instruction execution example




Fig 14. Registers A, B and register E




Fig 15. TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers are 14-bit registers.

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 16 shows the stack registers (SKs) structure.

Figure 17 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig 16. Stack registers (SKs) structure




Fig 17. Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed. Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 18). Make sure that the PCH does not specify after the last page of the built-in ROM.




Fig 18. Program counter (PC) structure

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 19). Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 20).




Fig 19. Data pointer (DP) structure

• Note

Register Z of data pointer is undefined after system is released from reset. Also, registers Z, X and Y are undefined in the power down mode. After system is returned from the power down mode, set these registers.




Fig 20. SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 21 shows the ROM map of M34559G6.

Table 8 ROM size and pages

Part number	ROM (PROM) size (× 10 bits)	Pages
M34559G6	6144 words	48 (0 to 47)

A part of page 1 (addresses 0080₁₆ to 00FF₁₆) is reserved for interrupt addresses (Figure 22). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100₁₆ to 017F₁₆) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.

ROM Code Protect Address

When selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp., reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, whether the ROM code protect is used or not can be selected as ROM option setup (“MASK option” written in the mask file converter) when ordering.




Fig 21. ROM map of M34559G6




Fig 22. Page 1 (addresses 0080₁₆ to 00FF₁₆) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from power down mode).

RAM includes the area for LCD.

When writing “1” to a bit corresponding to displayed segment, the segment is turned on.

Table 9 shows the RAM size. Figure 23 shows the RAM map.

• **Note**

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in power down mode. After system is returned from the power down mode, set these registers.

Table 9 RAM size and pages

Part number	RAM size
M34559G6	288 words × 4 bits (1152 bits)




Fig 23. RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = “1”)
- Interrupt enable bit is enabled (“1”)
- Interrupt enable flag is enabled (INTE = “1”)

Table 10 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to “1” with the EI instruction and disabled when INTE flag is cleared to “0” with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to “0,” so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction. Table 11 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 12 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to “1.” Each interrupt request flag except the voltage drop detection circuit interrupt request flag is cleared to “0” when either;

- an interrupt occurs, or
- a skip instruction is executed.

The voltage drop detection circuit interrupt request flag cannot be cleared to “0” at the state that the activated condition is satisfied.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 10.

Table 10 Interrupt sources

Priority level	Interrupt source		Interrupt address
	Interrupt name	Activated condition	
1	External 0 interrupt	Level change of INT0 pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	Timer 3 interrupt	Timer 3 underflow	Address 8 in page 1

Table 11 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

Table 12 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 25).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 - INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 - Only the request flag for the current interrupt source is cleared to "0".
- Data pointer, carry flag, skip flag, registers A and B
 - The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address. Use the RTI instruction to return from an interrupt service routine.

Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 24)




Fig 24. Program example of interrupt processing




Fig 25. Internal state when interrupt occurs




Fig 26. Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3 interrupt enable bit are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 13 Interrupt control registers

Interrupt control register V1		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV1/TV1A
V1 ₃	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid)	
V1 ₂	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid)	
V1 ₁	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V1 ₀	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV2/TV2A
V2 ₃	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2 ₂	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2 ₁	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V2 ₀	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid)	


Note 1. "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts occur only when the respective INTE flag, interrupt enable bits (V1₀, V1₂, V1₃, V3₀), and interrupt request flag are set to "1." The interrupt occurs two or three cycles after the cycle where all the above three conditions are satisfied.

The interrupt occurs after three machine cycles if instructions other than one-cycle instruction are executed when the conditions are satisfied (Refer to Figure 27).

When an interrupt request flag is set after its interrupt is enabled



- Notes 1: The address is stacked to the last cycle.
- 2: This interval of cycles depends on the executed instruction at the time when each interrupt activated condition is satisfied.

Fig 27. Interrupt sequence

EXTERNAL INTERRUPTS

The 4559 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 14 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D5/INT	When the next waveform is input to D5/INT pin <ul style="list-style-type: none"> Falling waveform (“H” → “L”) Rising waveform (“L” → “H”) Both rising and falling waveforms 	I11 I12




Fig 28. External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to “1” when a valid waveform is input to D5/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 27).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to “0” when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.

The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- (1) Set the bit 3 of register I1 to “1” for the INT pin to be in the input enabled state.
- (2) Select the valid waveform with the bits 1 and 2 of register I1.
- (3) Clear the EXF0 flag to “0” with the SNZ0 instruction.
- (4) Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- (5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to “1.”

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to “1” and the external 0 interrupt occurs.

(2) External interrupt control registers**(1) Interrupt control register I1**

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the T11A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 15 External interrupt control register

Interrupt control register I1		at reset : 00002	at power down : state retained	R/W TAI1/T11A
I13	INT pin input control bit (Note 2)	0	INT pin input disabled	
		1	INT pin input enabled	
I12	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform (“L” level of INT pin is recognized with the SNZ10 instruction)/“L” level	
		1	Rising waveform (“H” level of INT pin is recognized with the SNZ10 instruction)/“H” level	
I11	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT pin timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Note 1. “R” represents read enabled, and “W” represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

(3) Notes on interrupts

(1) Bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 29.) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 29.). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 29.).

```

:
:
LA 4      ; (xxx02)
TV1A     ; The SNZ0 instruction is valid ..... (1)
LA 8      ; (1xxx2)
TI1A     ; Control of INT pin input is changed
NOP      ; ..... (2)
SNZ0     ; The SNZ0 instruction is executed
          ; (EXF0 flag cleared)
NOP      ; ..... (3)
:
:
x: these bits are not used here.
    
```

Fig 29. External 0 interrupt program example-1

(2) Bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the power down mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the INT pin input is disabled (register I13 = "0"), set the key-on wakeup of INT pin to be invalid (register K20 = "0") before system enters to power down mode. (refer to (1) in Figure 30.).

```

:
:
LA 0      ; (xxx02)
TK2A     ; INT0 key-on wakeup disabled .....(1)
DI
EPOF
POF2     ; RAM back-up
:
:
x: these bits are not used here.
    
```

Fig 30. External 0 interrupt program example-2

(3) Bit 2 of register I1

When the interrupt valid waveform of the INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 31.) and then, change the bit 2 of register I1 is changed. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 31.). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 31.).

```

:
:
LA 4      ; (xxx02)
TV1A     ; The SNZ0 instruction is valid .....(1)
LA 12     ; (x1xx2)
TI1A     ; Interrupt valid waveform is changed
NOP      ; .....(2)
SNZ0     ; The SNZ0 instruction is executed
          ; (EXF0 flag cleared)
NOP      ; .....(3)
:
:
x: these bits are not used here.
    
```

Fig 31. External 0 interrupt program example-3

TIMERS

The 4559 Group has the following timers.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n . When it underflows (count to $n + 1$), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

- Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig 32. Auto-reload function

The 4559 Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3 : 16-bit fixed frequency timer
- Timer LC : 4-bit programmable timer
- Watchdog timer: 16-bit fixed frequency timer

(Timers 1, 2 and 3 have the interrupt function, respectively)

Prescaler, timer 1, timer 2, timer 3 and timer LC can be controlled with the timer control registers PA and W1 to W4. The watchdog timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 16 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	• Instruction clock (INSTCK)	1 to 256	• Timer 1 count source • Timer 2 count source • Timer 3 count source	PA
Timer 1	8-bit programmable binary down counter (link to INT input) (carrier wave output auto-control function)	• PWM signal (PWMOU) • Prescaler output (ORCLK) • Timer 3 underflow (T3UDF) • CNTR input	1 to 256	• CNTR output control • Timer 1 interrupt	W1 W4
Timer 2	8-bit programmable binary down counter (with carrier wave generation function)	• XIN input • Prescaler output divided by 2 (ORCLK/2)	1 to 256	• Timer 1 count source • CNTR output • Timer 2 interrupt	W2 W4
Timer 3	16-bit fixed dividing frequency	• XIN input • Prescaler output (ORCLK)	8192 16384 32768 65536	• Timer 1 count source • Timer LC count source • Timer 3 interrupt	W3
Timer LC	4-bit programmable binary down counter	• Bit 4 of timer 3 (T34) • System clock (STCK)	1 to 16	• LCD clock	W4
Watchdog timer	16-bit fixed dividing frequency	• Instruction clock (INSTCK)	65536	• System reset (counting twice) • Decision of flag WDF1	-




Fig 33. Timers structure (1)




Fig 34. Timers structure (2)

Table 17 Timer control registers

Timer control register PA		at reset : 0 ₂	at power down : 0 ₂	W TPAA
PA ₀	Prescaler control bit	0	Stop (state retained)	
		1	Operating	

Timer control register W1		at reset : 0000 ₂	at power down : state retained	R/W TAW1/TW1A
W1 ₃	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected	
		1	Timer 1 count auto-stop circuit selected	
W1 ₂	Timer 1 control bit	0	Stop (state retained)	
		1	Operating	
W1 ₁	Timer 1 count source selection bits (Note 3)	W1 ₁ W1 ₀	Count source	
		0 0	PWM signal (PWMOU _T)	
W1 ₀	Timer 1 count source selection bits (Note 3)	0 1	Prescaler output (ORCLK)	
		1 0	Timer 3 underflow signal (T3UDF)	
		1 1	CNTR input	

Timer control register W2		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAW2/TW2A
W2 ₃	CNTR pin function control bit	0	CNTR pin output invalid	
		1	CNTR pin output valid	
W2 ₂	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid	
		1	PWM signal "H" interval expansion function valid	
W2 ₁	Timer 2 control bit	0	Stop (state retained)	
		1	Operating	
W2 ₀	Timer 2 count source selection bit	0	XIN input	
		1	Prescaler output (ORCLK)/2	

Timer control register W3		at reset : 0000 ₂	at power down : state retained	R/W TAW3/TW3A
W3 ₃	Timer 3 count source selection bit	0	XCIN input	
		1	Prescaler output (ORCLK)	
W3 ₂	Timer 3 control bit	0	Stop (initial state)	
		1	Operating	
W3 ₁	Timer 3 count value selection bits	W3 ₁ W3 ₀	Count value	
		0 0	Underflow every 8192 count	
W3 ₀	Timer 3 count value selection bits	0 1	Underflow every 16384 count	
		1 0	Underflow every 32768 count	
		1 1	Underflow every 65536 count	

Timer control register W4		at reset : 0000 ₂	at power down : state retained	R/W TAW4/TW4A
W4 ₃	Timer LC control bit	0	Stop (state retained)	
		1	Operating	
W4 ₂	Timer LC count source selection bit	0	Bit 4 (T3 ₄) of timer 3	
		1	System clock (STCK)	
W4 ₁	CNTR pin output auto-control circuit selection bit	0	CNTR output auto-control circuit not selected	
		1	CNTR output auto-control circuit selected	
W4 ₀	CNTR pin input count edge selection bit	0	Falling edge	
		1	Rising edge	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the timer 1 control start synchronous circuit is selected (I1₀ = "1").

Note 3. Port C output is invalid when CNTR input is selected for the timer 1 count source.

(1) Timer control registers

- Timer control register PA
Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.
- Timer control register W1
Register W1 controls the count operation and count source of timer 1, and timer 1 count auto-stop circuit. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.
- Timer control register W2
Register W2 controls the count operation and count source of timer 2, CNTR pin output, and extension function of PWM signal “H” interval. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.
- Timer control register W3
Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.
- Timer control register W4
Register W4 controls the input count edge of CNTR pin, CNTR1 pin output auto-control circuit. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

- (1) set data in prescaler, and
- (2) set the bit 0 of register PA to “1.”

When a value set in reload register RPS is n , prescaler divides the count source signal by $n + 1$ ($n = 0$ to 255).

Count source for prescaler can be selected the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes “0”), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2 and 3 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with a timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register R1 with the T1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- (1) set data in timer 1
- (2) set count source by bit 0 and 1 of register W1, and
- (3) set the bit 2 of register W1 to “1.”

When a value set in reload register R1 is n , timer 1 divides the count source signal by $n + 1$ ($n = 0$ to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes “0”), the timer 1 interrupt request flag (T1F) is set to “1,” new data is loaded from reload register R1, and count continues (auto-reload function).

INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register I1 to “1”.

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to “1.”

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload register (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2 instruction.

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.

Timer 2 starts counting after the following process;

- (1) set data in timer 2
- (2) set count source by bit 0 of register W2, and
- (3) set the bit 1 of register W2 to “1.”

When a value set in reload register R2L is n and R2H is m , timer 2 divides the count source signal by $n + 1$ or $m + 1$ ($n = 0$ to 255, $m = 0$ to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes “0”), the timer 2 interrupt request flag (T2F) is set to “1,” new data is loaded from reload register R2L, and count continues (auto-reload function).

When bit 3 of register W2 is set to “1,” timer 2 reloads data from reload register R2L and R2H alternately each underflow.

Timer 2 generates the PWM signal (PWMOUT) of the “L” interval set as reload register R2L, and the “H” interval set as reload register R2H. The PWM signal (PWMOUT) is output from CNTR pin. When bit 2 of register W2 is set to “1” at this time, the interval (PWM signal “H” interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.

In this case, when a value set in reload register R2H is m , timer 2 divides the count source signal by $n + 1.5$ ($m = 1$ to 255).

When this function is used, set “1” or more to reload register R2H.

When bit 1 of register W4 is set to "1", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W2 is cleared to "0" in the "H" interval of PWM signal, timer 2 does not stop until it next timer 2 underflow.

When clearing bit 1 of register W2 to "0" to stop timer 2, avoid a timing when timer 2 underflows.

(5) Timer 3 (interrupt function)

Timer 3 is a 16-bit binary down counter.

Timer 3 starts counting after the following process;

- (1) set count value by bits 0 and 1 of register W3,
- (2) set count source by bit 3 of register W3, and
- (3) set the bit 2 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to "1," and count continues.

Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.

When bit 2 of register W3 is cleared to "0", timer 3 is initialized to "FFFF16" and count is stopped.

Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.

When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 2 of register W3 to "1" till executing the POF instruction.

(6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

- (1) set data in timer LC,
- (2) select the count source with the bit 2 of register W4, and
- (3) set the bit 3 of register W4 to "1."

When a value set in reload register RLC is n , timer LC divides the count source signal by $n + 1$ ($n = 0$ to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD clock.

(7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2. The selection of CNTR output signal can be controlled by bit 3 of register W2.

When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.

When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

(8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT pin input can be performed.

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or system reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(10) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(11) Precautions

- Prescaler
 - Stop prescaler counting and then execute the TABPS instruction to read its data.
 - Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.
- Timer count source
 - Stop timer 1, 2, 3 or LC counting to change its count source.
- Reading the count value
 - Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.
- Writing to the timer
 - Stop timer 1, 2 or LC counting and then execute the T1AB, T2AB, T2R2L or TLCA instruction to write data to timer.
- Writing to reload register
 - In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.
 - In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 3 underflow.
- PWM signal
 - If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.
 - When “H” interval expansion function of the PWM signal is used, set “1” or more to reload register R2H.
 - Set the port C output latch to “0” to output the PWM signal from C/CNTR pin.
- Timer 3
 - Stop timer 3 counting to change its count source.
 - When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 2 of register W3 to “1” till executing the POF instruction.

- Prescaler and timer 1 count start timing and count time when operation starts
 - Count starts from the first rising edge of the count source (2) in Figure 35 after prescaler and timer operations start (1) in Figure 35.
 - Time to first underflow (3) in Figure 35 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 35 by the timing to start the timer and count source operations after count starts.
 - When selecting CNTR input as the count source of timer 1, timer 1 operates synchronizing with the falling edge of CNTR input.




Fig 35. Timer count start timing and count time when operation starts

- Timer 2 and Timer LC count start timing and count time when operation starts
 - Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1).
 - Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig 36. Timer count start timing and count time when operation starts (Timer 2 and Timer LC)






Fig 37. Timer 2 operation example

- CNTR output auto-control circuit operation example 1 ($W2_3 = "1"$, $W4_1 = "1"$)



* When the CNTR1 output auto-control circuit is selected, valid/invalid of CNTR output is repeated every timer 1 underflows.

- CNTR output auto-control circuit operation example 2 ($W2_3 = "1"$)



- (1) When the CNTR output auto-control function is not selected while the CNTR output is invalid, CNTR output invalid state is retained.
- (2) When the CNTR output auto-control function is not selected while the CNTR output is valid, CNTR output valid state is retained.
- (3) When the timer 1 is stopped, the CNTR output auto-control function becomes invalid.

Fig 38. CNTR output auto-control function by timer 1




Fig 39. Timer count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF₁₆" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "0000₁₆," the next count pulse is input), the WDF1 flag is set to "1." If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer. Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.




Fig 40. Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 41).

The watchdog timer is not stopped with only the DWDT instruction.

The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down mode. Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction (refer to Figure 42).

```

:
:
WRST      ; WDF1 flag cleared
:
:
DI        ; Watchdog timer function enabled/disabled
DWDT      ; WEF and WDF1 flags cleared
WRST
:
:

```

Fig 41. Program example to start/stop watchdog timer

```

:
:
WRST      ; WDF1 flag cleared
NOP
DI        ; Interrupt disabled
EPOF     ; POF instruction enabled
POF2     ; RAM back-up mode
↓
Oscillation stop
:
:

```

Fig 42. Program example when using the watchdog timer

LCD FUNCTION

The 4559 Group has an LCD (Liquid Crystal Display) controller/driver. When data are set in LCD RAM and timer LC, LCD control registers (L1, L2, L3, C1, C2, C3), and timer control registers (W3, W4), the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 32 segment signal output pins can be used to drive the LCD. By using these pins, up to 128 pixels (when internal power, 1/4 duty and 1/3 bias are selected) can be controlled to display. When using the external input, set necessary pins with the LCD control register 2 and apply the proper voltage to the pins .

The LCD power input pins (VLC3-VLC1) are also used as pins SEG0-SEG2. When SEG0 is selected, the internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 18 Table 11 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	64 pixels	COM0, COM1 (Note)
1/3	96 pixels	COM0-COM2 (Note)
1/4	128 pixels	COM0-COM3

Note. Leave unused COM pins open.




Fig 43. LCD controller/driver

(2) LCD clock control

The LCD clock is determined by the timer LC setting value and timer LC count source.

After setting data to timer LC, timer LC starts counting by setting count source with bit 2 of register W4 and setting bit 3 of register W4 to “1.”

Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers ((1) to (3)) shown below the formula correspond to numbers in Figure 44, respectively.

- When using the system clock (STCK) as timer LC count source (W4₂=“1”)

$$F = \underbrace{STCK}_{(1)} \times \underbrace{\frac{1}{LC+1}}_{(2)} \times \underbrace{\frac{1}{2}}_{(3)}$$

[LC: 0 to 15]

- When using the bit 4 of timer 3 as timer LC count source (W4₂=“0”)

$$F = \underbrace{T3_4}_{(1)} \times \underbrace{\frac{1}{LC+1}}_{(2)} \times \underbrace{\frac{1}{2}}_{(3)}$$

[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

$$\text{Frame frequency} = \frac{F}{n} \text{ (Hz)}$$

$$\text{Frame frequency} = \frac{n}{F} \text{ (Hz)}$$

[F: LCD clock frequency
1/n: Duty]




Fig 44. LCD clock control circuit structure

(3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When “1” is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

Z	1															
X	0				1				2				3			
Y \ bit	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
8	SEG ₀	SEG ₀	SEG ₀	SEG ₀	SEG ₈	SEG ₈	SEG ₈	SEG ₈	SEG ₁₆	SEG ₁₆	SEG ₁₆	SEG ₁₆	SEG ₂₄	SEG ₂₄	SEG ₂₄	SEG ₂₄
9	SEG ₁	SEG ₁	SEG ₁	SEG ₁	SEG ₉	SEG ₉	SEG ₉	SEG ₉	SEG ₁₇	SEG ₁₇	SEG ₁₇	SEG ₁₇	SEG ₂₅	SEG ₂₅	SEG ₂₅	SEG ₂₅
10	SEG ₂	SEG ₂	SEG ₂	SEG ₂	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₈	SEG ₁₈	SEG ₁₈	SEG ₁₈	SEG ₂₆	SEG ₂₆	SEG ₂₆	SEG ₂₆
11	SEG ₃	SEG ₃	SEG ₃	SEG ₃	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₉	SEG ₁₉	SEG ₁₉	SEG ₁₉	SEG ₂₇	SEG ₂₇	SEG ₂₇	SEG ₂₇
12	SEG ₄	SEG ₄	SEG ₄	SEG ₄	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₂₀	SEG ₂₀	SEG ₂₀	SEG ₂₀	SEG ₂₈	SEG ₂₈	SEG ₂₈	SEG ₂₈
13	SEG ₅	SEG ₅	SEG ₅	SEG ₅	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG ₂₁	SEG ₂₁	SEG ₂₁	SEG ₂₁	SEG ₂₉	SEG ₂₉	SEG ₂₉	SEG ₂₉
14	SEG ₆	SEG ₆	SEG ₆	SEG ₆	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG ₂₂	SEG ₂₂	SEG ₂₂	SEG ₂₂	SEG ₃₀	SEG ₃₀	SEG ₃₀	SEG ₃₀
15	SEG ₇	SEG ₇	SEG ₇	SEG ₇	SEG ₁₅	SEG ₁₅	SEG ₁₅	SEG ₁₅	SEG ₂₃	SEG ₂₃	SEG ₂₃	SEG ₂₃	SEG ₃₁	SEG ₃₁	SEG ₃₁	SEG ₃₁
COM	COM ₃	COM ₂	COM ₁	COM ₀	COM ₃	COM ₂	COM ₁	COM ₀	COM ₃	COM ₂	COM ₁	COM ₀	COM ₃	COM ₂	COM ₁	COM ₀

Fig 45. LCD RAM map

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes $1V_{LC3}$ and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes V_{LC3} level.




Fig 46. LCD controller/driver structure

(5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD panel.

The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register L2.
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.

• Internal dividing resistor

The 4553 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to 1, the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to 1, the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing resistor.

According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

- L13 = "0", 1/3 bias used: $2r \times 3 = 6r$
- L13 = "0", 1/2 bias used: $2r \times 2 = 4r$
- L13 = "1", 1/3 bias used: $r \times 3 = 3r$
- L13 = "1", 1/2 bias used: $r \times 2 = 2r$

• SEG0/VLC3 pin

The selection of SEG0/VLC3 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of $VLC3 < VDD$ to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.

• SEG1/VLC2, SEG2/VLC1 pin

The selection of SEG1/VLC2 pin function is controlled with the bit 2 of register L2.

The selection of SEG2/VLC1 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of $0 < VLC1 < VLC2 < VLC3$ to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at 1/2 bias.

When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor (L20 = "0"). In this time, VLC2 and VLC1 are connected to the generated dividing voltage.




Fig 47. LCD power supply circuit example (1/3 bias condition selected)

(6) LCD control register

• LCD control register L1

Register L1 controls duty/bias selection, LCD operation, internal dividing resistor selection. Set the contents of this register through register A with the TL1A instruction. The TAL1 instruction can be used to transfer the contents of register L1.

• LCD control register L2

Register L2 controls internal dividing resistor operation, selection of pin functions; SEG0/VLC3, SEG1/VLC2, SEG2/VLC1. Set the contents of this register through register A with the TL2A instruction.

• LCD control register L3

Register L3 controls selection of pin functions; P20/SEG24 to P23/SEG27. Set the contents of this register through register A with the TL3A instruction.

• LCD control register C1

Register C1 controls selection of pin functions; P00/SEG16 to P03/SEG19. Set the contents of this register through register A with the TC1A instruction.

• LCD control register C2

Register C2 controls selection of pin functions; P10/SEG20 to P13/SEG23. Set the contents of this register through register A with the TC2A instruction.

• LCD control register C3

Register C3 controls selection of pin functions; P30/SEG28 to P33/SEG31. The contents of this register through register A with the TC3A instruction.

Table 19 LCD control registers (1)

LCD control register L1		at reset : 0000 ₂		at power down : state retained		R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power supply selection bit (Note 2)	0	2r × 3, 2r × 2			
		1	r × 3, r × 2			
L12	LCD control bit	0	Stop (OFF)			
		1	Operating			
L11	LCD duty and bias selection bits	L11	L1	Duty	Bias	
		0	0	Not available	Not available	
L10	LCD duty and bias selection bits	0	1	1/2	1/2	
		1	0	1/3	1/3	
		1	1	1/4	1/3	

LCD control register L2		at reset : 0000 ₂		at power down : state retained		W TL2A
L23	SEG0/VLC3 pin function switch bit (Note 3)	0	SEG0			
		1	VLC3			
L22	SEG1/VLC2 pin function switch bit (Note 4)	0	SEG1			
		1	VLC2			
L21	SEG2/VLC1 pin function switch bit (Note 4)	0	SEG2			
		1	VLC1			
L20	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid			
		1	Internal dividing resistor invalid			

LCD control register L3		at reset : 1111 ₂		at power down : state retained		W TL3A
L33	P23/SEG27 pin function switch bit	0	SEG27			
		1	P23			
L32	P22/SEG26 pin function switch bit	0	SEG26			
		1	P22			
L31	P21/SEG25 pin function switch bit	0	SEG25			
		1	P21			
L30	P20/SEG24 pin function switch bit	0	SEG24			
		1	P20			

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

Note 3. VLC3 is connected to V_{DD} internally when SEG0 pin is selected.

Note 4. Use internal dividing resistor when SEG1 and SEG2 pins are selected.

Table 20 LCD control registers (2)

LCD control register C1		at reset : 11112		at power down : state retained	W TC1A
C13	P03/SEG19 pin function switch bit	0	SEG19		
		1	P03		
C12	P02/SEG18 pin function switch bit	0	SEG18		
		1	P02		
C11	P01/SEG17 pin function switch bit	0	SEG17		
		1	P01		
C10	P00/SEG16 pin function switch bit	0	SEG16		
		1	P00		

LCD control register C2		at reset : 11112		at power down : state retained	W TC2A
C23	P13/SEG23 pin function switch bit	0	SEG23		
		1	P13		
C22	P12/SEG22 pin function switch bit	0	SEG22		
		1	P12		
C21	P11/SEG21 pin function switch bit	0	SEG21		
		1	P11		
C20	P10/SEG20 pin function switch bit	0	SEG20		
		1	P00		

LCD control register C3		at reset : 11112		at power down : state retained	W TC3A
C33	P33/SEG31 pin function switch bit	0	SEG31		
		1	P33		
C32	P32/SEG30 pin function switch bit	0	SEG30		
		1	P32		
C31	P31/SEG29 pin function switch bit	0	SEG29		
		1	P31		
C30	P30/SEG28 pin function switch bit	0	SEG28		
		1	P30		

Note 1. "R" represents read enabled, and "W" represents write enabled.

RESET FUNCTION

System reset is performed by the followings:

- “L” level is applied to the RESET pin externally,
- System reset instruction (SRST) is executed,
- Reset occurs by watchdog timer,
- Reset occurs by built-in power-on reset
- Reset occurs by voltage drop detection circuit

Then when “H” level is applied to RESET pin, software starts from address 0 in page 0.

(1) RESET pin input

System reset is performed certainly by applying “L” level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.




Fig 48. Structure of RESET pin and its peripherals




Fig 49. RESET pin input waveform and reset release timing

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and V_{SS} at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

(3) System reset instruction (SRST)

By executing the SRST instruction, "L" level is output to RESET pin and system reset is performed.




Fig 50. Power-on reset operation

Table 21 Port state at reset

Name	Function	State
D0–D4	D0–D4	High-impedance (Notes 1, 2)
D5/INT	D5	High-impedance (Notes 1, 2)
X _{CIN} /D6, X _{COU} /D7	X _{CIN} , X _{COU}	Sub-clock input
P00/SEG16–P03/SEG19	P00–P03	High-impedance (Notes 1, 2, 3)
P10/SEG20–P13/SEG23	P10–P13	High-impedance (Notes 1, 2, 3)
P20/SEG24–P23/SEG27	P20–P23	High-impedance (Notes 1, 2, 3)
P30/SEG28–P33/SEG31	P30–P33	High-impedance (Notes 1, 2, 3)
SEG0/V _{LC3} –SEG2/V _{LC1}	SEG0–SEG2	V _{LC3} (V_{DD}) level
SEG3–SEG15	SEG3–SEG15	V _{LC3} (V_{DD}) level
COM0–COM3	COM0–COM3	V _{LC3} (V_{DD}) level
C/CNTR	C/CNTR	"L" (V_{SS}) level

Note 1. Output latch is set to "1."

Note 2. The output structure is N-channel open-drain.

Note 3. Pull-up transistor is turned OFF.

(4) Internal state at reset

Figure 51 and 52 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 51 and 52 are undefined, so set the initial value to them.

• Program counter (PC) -----	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Address 0 in page 0 is set to program counter.		
• Interrupt enable flag (INTE) -----	0	(Interrupt disabled)
• Power down flag (P) -----	0	
• External 0 interrupt request flag (EXF0) -----	0	
• Interrupt control register V1 -----	0 0 0 0	(Interrupt disabled)
• Interrupt control register V2 -----	0 0 0 0	(Interrupt disabled)
• Interrupt control register I1 -----	0 0 0 0	
• Timer 1 interrupt request flag (T1F) -----	0	
• Timer 2 interrupt request flag (T2F) -----	0	
• Timer 3 interrupt request flag (T3F) -----	0	
• Watchdog timer flags (WDF1, WDF2) -----	0	
• Watchdog timer enable flag (WEF) -----	1	
• Timer control register PA -----	0	(Prescaler stopped)
• Timer control register W1 -----	0 0 0 0	(Timer 1 stopped)
• Timer control register W2 -----	0 0 0 0	(Timer 2 stopped)
• Timer control register W3 -----	0 0 0 0	(Timer 3 stopped)
• Timer control register W4 -----	0 0 0 0	(Timer LC stopped)
• Clock control register MR -----	1 1 0 0	
• Clock control register RG -----	0 0 0	
• LCD control register L1 -----	0 0 0 0	
• LCD control register L2 -----	0 0 0 0	
• LCD control register L3 -----	1 1 1 1	
• LCD control register C1 -----	1 1 1 1	
• LCD control register C2 -----	1 1 1 1	
• LCD control register C3 -----	1 1 1 1	

Fig 51. Internal state at reset (1)




Fig 52. Internal state at reset (2)

VOLTAGE DROP DETECTION CIRCUIT (WITH SKIP JUDGMENT)

The built-in voltage drop detection circuit is used to set the voltage drop detection circuit flag (VDF) or to perform system reset.




Fig 53. Voltage drop detection reset circuit

(1) Operating state of voltage drop detection circuit

The voltage drop detection circuit becomes valid by inputting "H" to the VDCE pin and it becomes invalid by inputting "L." When not executing the SVDE instruction under "H" level of the VDCE pin, the voltage drop detection circuit become invalid in power down state (RAM back-up, clock operating mode). As for this, the voltage drop detection circuit becomes valid at returning from power down, again.

When executing the SVDE instruction under "H" level of the VDCE pin, the voltage drop detection circuit becomes valid in power down state (RAM back-up, clock operating mode).

The state of executing SVDE instruction can be cleared by system reset.

Table 22 Operating state of voltage drop detection circuit

VDCE pin	SVDE instruction	at CPU operating	at power down
"L"	No execute	x	x
	Execute	x	x
"H"	No execute	O	x
	Execute	O	O

Note. "O" indicates valid, "x" indicates invalid.

(2) Voltage drop detection circuit flag (VDF)

Voltage drop detection circuit flag (VDF) is set to “1” when the supply voltage goes the skip occurrence voltage (V_{SKIP}) or less. Moreover, voltage drop detection circuit flag (VDF) is cleared to “0” when the supply voltage goes the skip occurrence voltage (V_{SKIP}) or more. The state of the voltage drop detection circuit flag (VDF) can be examined with the skip instruction (SNZVD). Even when the skip instruction is executed, the voltage drop detection circuit flag is not cleared to “0”. Refer to the electrical characteristics for skip occurrence voltage value.

(3) Voltage drop detection circuit reset

System reset is performed when the supply voltage goes the reset occurrence voltage (V_{RST}) or less. When the supply voltage goes reset release voltage (V_{RST+}) or more, the oscillation circuit goes to be in the operating enabled state and system reset is released. Refer to the electrical characteristics for reset occurrence value and reset release voltage value.




Fig 54. Voltage drop detection circuit operation waveform




Fig 55. VDD and VRST

(4) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions. When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up, depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 55); supply voltage does not fall below to V_{RST} , and its voltage regoes up with no reset. In such a case, please design a system which supply voltage is once reduced below to V_{RST} and re-goes up after that.

POWER DOWN FUNCTION

The 4559 Group has 2-type power down functions. System enters into each power down state by executing the following instructions.

- Clock operating mode EPOF and POF instructions
- RAM back-up mode EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- RAM
- Reset circuit
- XCIN–XCOUT oscillation
- LCD display
- Timer 3

(2) RAM back-up mode

The following functions and states are retained.

- RAM
- Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- External wakeup signal is input
- Timer 3 underflow occurs

in the power down mode.

In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is “1.”

(4) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

- external “L” level is input to $\overline{\text{RESET}}$ pin,
- execute system reset instruction (SRST instruction)
- reset by watchdog timer is performed
- reset by internal power-on reset, or
- reset by the voltage drop detection circuit is performed.

In this case, the P flag is “0.”

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction. The warm start condition from the clock operating mode can be identified by examining the state of T3F flag.

Table 23 Functions and states retained at power down mode

Function	Power down mode	
	Clock operating	RAM back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	×	×
Contents of RAM	○	○
Interrupt control registers V1, V2	×	×
Interrupt control registers I1	○	○
Selected oscillation circuit	○	○
Clock control register MR, RG	○	○
Timer 1, Timer 2 functions	(Note 3)	(Note 3)
Timer 3 function	○	(Note 3)
Timer LC function	○	(Note 3)
Watchdog timer function	× (Note 4)	× (Note 4)
Timer control registers PA, WA	×	×
Timer control registers W1, W3, W4	○	○
LCD display function	○	(Note 5)
LCD control registers L1 to L3, C1 to C3	○	○
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Key-on wakeup control registers K0 to K2	○	○
Pull-up control registers PU0, PU1	○	○
Port output structure control registers FR0 to FR2	○	○
External interrupt request flags (EXF0)	×	×
Timer interrupt request flags (T1F, T2F)	(Note 3)	(Note 3)
Timer interrupt request flag (T3F)	○	(Note 3)
Interrupt enable flag (INTE)	×	×
Voltage drop detection circuit flag (VDF)	×	×
Watchdog timer flags (WDF1, WDF2)	× (Note 4)	× (Note 4)
Watchdog timer enable flag (WEF)	× (Note 4)	× (Note 4)

Note 1. “○” represents that the function can be retained, and “×” represents that the function is initialized.

Note 2. Registers and flags other than the above are undefined at power down mode, and set an initial value after returning. The stack pointer (SP) points the level of the stack register and is initialized to “7” at power down mode.

Note 3. The state of the timer is undefined.

Note 4. Initialize the WDF1 flag with the WRST instruction, and then go into the power down state.

Note 5. LCD is turned off.

Note 6. When the SVDE instruction is executed, this function is valid at power down.

Note 7. In the power down mode, C/CNTR pin outputs “L” level. However, when the CNTR input is selected (W1₁, W1₀=“11”), C/CNTR pin is in an input enabled state (output = high-impedance). Other ports retain their respective output levels.

(6) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped.

Table 24 shows the return condition for each return source.

(7) Control registers

- Key-on wakeup control register K0

Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K1

Register K1 controls the return condition and the selection of valid waveform/level of port P1. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.

- Key-on wakeup control register K2

Register K2 controls the port P3 and INT pin key-on wakeup function and the selection of return condition of INT pin. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.

- Key-on wakeup control register K3

Register K3 controls the selection of return condition and valid waveform/level of port P3. Set the contents of this register through register A with the TK3A instruction. In addition, the TAK3 instruction can be used to transfer the contents of register K3 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2 pull-up transistor. Set the contents of this register through register A with the TPU2A instruction. In addition, the TAPU2 instruction can be used to transfer the contents of register PU2 to register A.

- Pull-up control register PU3

Register PU3 controls the ON/OFF of the ports P3 pull-up transistor. Set the contents of this register through register A with the TPU3A instruction. In addition, the TAPU3 instruction can be used to transfer the contents of register PU3 to register A.

- External interrupt control register I1

Register I1 controls the input control and the selection of valid waveform/level of INT pin. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 24 Return source and return condition

	Return source	Return condition	Remarks
External wakeup signal	Ports P0 ₀ –P0 ₃ Ports P1 ₀ –P1 ₃ Ports P2 ₀ –P2 ₃	Return by an external falling edge (“H” → “L”).	For ports P0 and P1, the key-on wakeup function can be selected by two port unit, for port P2, it can be selected by a unit.
	Ports P3 ₀ –P3 ₃	Return by an external “H” level or “L” level input, or rising edge (“L” → “H”) or falling edge (“H” → “L”). Return by an external “L” level input,	The key-on wakeup function can be selected by two port unit. Select the return level (“L” level or “H” level) and return condition (return by level or edge) with register K3 according to the external state before going into the power down state.
	INT pin	Return by an external “H” level or “L” level input, or rising edge (“L” → “H”) or falling edge (“H” → “L”). When the return level is input, the interrupt request flag (EXF0) is not set.	Select the return level (“L” level or “H” level) with register I1 and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
	Timer 3 interrupt request flag (T3F)	Return by timer 3 underflow or by setting T3F to “1”. It can be used in the clock operating mode.	Clear T3F with the SNZT3 instruction before system enters into the power down state. When system enters into the power down state while T3F is “1”, system returns from the state immediately because it is recognized as return condition.




Fig 56. State transition




Fig 57. Set source and clear source of the P flag




Fig 58. Start condition identified example using the SNZP instruction

Table 25 Key-on wakeup control register

Key-on wakeup control register K0		at reset : 0000 ₂	at power down : state retained	R/W TAK0/TK0A
K0 ₃	Ports P1 ₂ , P1 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₂	Ports P1 ₀ , P1 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₁	Ports P0 ₂ , P0 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₀	Ports P0 ₀ , P0 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K1		at reset : 0000 ₂	at power down : state retained	R/W TAK1/TK1A
K1 ₃	Port P2 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₂	Port P2 ₂ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₁	Port P2 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₀	Port P2 ₀ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K2		at reset : 0000 ₂	at power down : state retained	R/W TAK2/TK2A
K2 ₃	Ports P3 ₂ , P3 ₃ key-on wakeup control bit (Note 3)	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K2 ₂	Ports P3 ₀ , P3 ₁ key-on wakeup control bit (Note 2)	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K2 ₁	INT pin return condition selection bit	0	Return by level	
		1	Return by edge	
K2 ₀	INT pin key-on wakeup control bit	0	Key-on wakeup invalid	
		1	Key-on wakeup valid	

Key-on wakeup control register K3		at reset : 0000 ₂	at power down : state retained	R/W TAK3/TK3A
K3 ₃	Ports P3 ₂ , P3 ₃ return condition selection bit (Note 3)	0	Return by level	
		1	Return by edge	
K3 ₂	Ports P3 ₂ , P3 ₃ valid waveform/level selection bit (Note 3)	0	Falling waveform/"L" level	
		1	Rising waveform/"H" level	
K3 ₁	Ports P3 ₀ , P3 ₁ return condition selection bit (Note 2)	0	Return by level	
		1	Return by edge	
K3 ₀	Ports P3 ₀ , P3 ₁ valid waveform/level selection bit (Note 2)	0	Falling waveform/"L" level	
		1	Rising waveform/"H" level	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. To be invalid (K2₂ = "0") key-on wakeup of ports P3₀ and P3₁, set the registers K3₀ and K3₁ to "0."

Note 3. To be invalid (K2₃ = "0") key-on wakeup of ports P3₂ and P3₃, set the registers K3₂ and K3₃ to "0."

Table 26 Pull-up control register

Pull-up control register PU0		at reset : 0000 ₂	at power down : state retained	R/W TAPU0/TPU0A
PU0 ₃	Port P0 ₃ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 ₂	Port P0 ₂ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 ₁	Port P0 ₁ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU0 ₀	Port P0 ₀ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU1		at reset : 0000 ₂	at power down : state retained	R/W TAPU1/TPU1A
PU1 ₃	Port P1 ₃ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 ₂	Port P1 ₂ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 ₁	Port P1 ₁ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU1 ₀	Port P1 ₀ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU2		at reset : 0000 ₂	at power down : state retained	R/W TAPU2/TPU2A
PU2 ₃	Port P2 ₃ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2 ₂	Port P2 ₂ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2 ₁	Port P2 ₁ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU2 ₀	Port P2 ₀ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU3		at reset : 0000 ₂	at power down : state retained	R/W TAPU3/TPU3A
PU3 ₃	Port P3 ₃ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU3 ₂	Port P3 ₂ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU3 ₁	Port P3 ₁ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU3 ₀	Port P3 ₀ pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Table 27 Interrupt control register

Interrupt control register I1		at reset : 0000 ₂	at power down : state retained	R/W TAI1/TI1A
I13	INT pin input control bit (Note 2)	0	INT pin input disabled	
		1	INT pin input enabled	
I12	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level	
		1	Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level	
I11	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT pin timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- Ceramic resonator
- RC oscillation circuit
- Quartz-crystal oscillation circuit
- Multi-plexer (clock selection circuit)
- Frequency divider
- Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 59 shows the structure of the clock control circuit.

The 4559 Group operates by the on-chip oscillator clock ($f(\text{RING})$) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the main clock ($f(\text{XIN})$) of the 4559 Group.

The quartz-crystal oscillator can be used for sub-clock ($f(\text{XCIN})$).




Fig 59. Clock control circuit structure

(1) On-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Main clock generating circuit (f(XIN))

When the MCU operates by the ceramic resonator or the RC oscillator as the main clock (f(XIN)).

After system is released from reset, the ceramic oscillation is valid for main clock.

The ceramic oscillation is invalid and the RC oscillation circuit is valid with the CRCK instruction.

The CRCK instruction can be executed only once.

Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).

When the main clock (f(XIN)) is not used, connect XIN pin to VSS and leave XOUT pin open, and do not execute the CRCK instruction (Figure 61).

(3) Ceramic resonator

When the ceramic resonator is used as the main clock (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance.

A feedback resistor is built in between pins XIN and XOUT (Figure 62). Do not execute the CRCK instruction in program.

(4) RC oscillation

When the RC oscillation is used as the main clock (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open.

Then, execute the CRCK instruction (Figure 63). To select RC oscillation as the system clock, select the main clock (f(XIN)) as the system clock by bits 0 and 1 of the clock control register MR.

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig 60. Switch to ceramic resonance/RC oscillation




Fig 61. Handling of XIN and XOUT when operating on-chip oscillator




Fig 62. Ceramic resonator external circuit




Fig 63. External RC oscillation circuit

(5) External clock



When the external clock signal is used as the main clock ($f(XIN)$), connect the XIN pin to the clock source and leave XOUT pin open (Figure 64). Do not execute the CRCK instruction.

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

(6) Sub-clock generating circuit f(XCIN)

Sub-clock signal $f(XCIN)$ is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 65). XCIN pin and XCOUT pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to "1".

When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to VSS and leave XCOUT/D7 open.

**Fig 64. External clock input circuit****Fig 65. External quartz-crystal circuit**

(7) Clock control register MR

Register MR controls system clock and operation mode (frequency division of system clock). Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(8) Clock control register RG

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.

Table 28 Clock control registers

Clock control register MR		at reset : 1100 ₂		at power down : state retained	R/W TAMR/TMRA
MR ₃	Operation mode selection bits	MR ₃	MR ₂	Operation mode	
		0	0	Through mode	
		0	1	Frequency divided by 2 mode	
MR ₂		1	0	Frequency divided by 4 mode	
		1	1	Frequency divided by 8 mode	
MR ₁	System clock selection bits (Note 2)	MR ₁	MR ₀	System clock	
		0	0	f(RING)	
		0	1	f(XIN)	
MR ₀		1	0	f(XCIN)	
		1	1	Not available (Note 3)	

Clock control register RG		at reset : 000 ₂		at power down : state retained	W TRGA
RG ₂	Sub-clock (f(XCIN)) control bit (Note 4)	0	Sub-clock (f(XCIN)) oscillation available, ports D ₆ and D ₇ not selected		
		1	Sub-clock (f(XCIN)) oscillation stop, ports D ₆ and D ₇ selected		
RG ₁	Main-clock (f(XIN)) control bit (Note 4)	0	Main clock (f(XIN)) oscillation available		
		1	Main clock (f(XIN)) oscillation stop		
RG ₀	On-chip oscillator (f(RING)) control bit (Note 4)	0	On-chip oscillator (f(RING)) oscillation available		
		1	On-chip oscillator (f(RING)) oscillation stop		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. The stopped clock cannot be selected for system clock.

Note 3. "11" cannot be set to the low-order 2 bits (MR₁, MR₀) of register MR.

Note 4. The oscillation circuit selected for system clock cannot be stopped.

QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial pro-programmer which is applicable for this microcomputer. Table 29 lists the pin description (QzROM writing mode) and Figure 66 shows the pin connections.

Refer to Figure 67 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial pro-programmer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 29 Pin description (QzROM writing mode)

Pin	Name	I/O	Function
VDD, VSS	Power source, GND		Apply 2.7 to 4.7V to Vcc, and 0V to Vss.
RESET	Reset input	input	Reset input pin for active "L". Reset occurs when RESET pin is hold at an "L" level for 16 cycles or more of XIN.
XIN, XCIN	Clock input	input	Either connect an oscillator circuit or connect XIN and XCIN to Vss and leave XOUT and Xcout open.
XOUT, Xcout	Clock output	output	
D0 – D5 P00/SEG16 – P03/SEG19 P10/SEG20 – P13/SEG23 P20/SEG24 (Note 1) – P23/SEG27 P30/SEG28 – P33/SEG31	I/O port	I/O	Input "H" or "L" level signal or leave the pin open.
CNVss	VPP input	input	QzROM programmable power source pin.
D4	SDA input/output	I/O	Serial data I/O pin.
D3	SCLK input	input	Serial clock input pin.
D2	PGM input	input	Read/program pulse input pin.
VDCE	Voltage drop detection circuit enable	input	Input "H" or "L" level signal
SEG0/VLC3 – SEG2/VLC1 SEG3 – SEG15 COM0 – COM3	Segment output/ LCD power source/ Common output	output	Either connect to an LCD panel or leave open.
C/CNTR	Output port C/ Timer I/O	output	C/CNTR pin outputs "L" level.

Note 1. Note that the P20/SEG24 pin is pulled down internally by the MCU during the transition period (the period when VPP is approximately 0.5 VDD to 1.3 VDD) when the programming power supply (VPP) is applied to the CNVss pin. In addition, the P20/SEG24 pin is high impedance when VPP is approximately 1.3 VDD or greater.




Fig 66. Pin connection diagram




Fig 67. When using programmer of Suisai Electronics System Co., LTD, connection example

LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μF) between pins VDD and VSS at the shortest distance,
- equalize its wiring in width and length, and
- use relatively thick wire.

CNVSS is also used as VPP pin. Accordingly, when using this pin, connect this pin to VSS through a resistor about 5k Ω (connect this resistor to CNVSS/VPP pin as close as possible).

(2) Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

(3) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(5) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

(6) Stack registers (SKS)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

(7) Multifunction

- The input/output of D_s can be used even when INT is used. Be careful when using inputs of both INT and D_s since the input threshold value of INT pin is different from that of port D_s.
- “H” output function of port C can be used even when the CNTR (output) is used.

(8) Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μs or less.

If the rising time exceeds 100 μs , connect a capacitor between the $\overline{\text{RESET}}$ pin and VSS at the shortest distance, and input “L” level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

(9) POF, POF2 instruction

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF/POF2 instruction continuously.

(10)D5/INT pin

(1) Bit 3 of register I1

When the input of the D5/INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 68.) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 68.).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 68.).

```

:
:
LA 4      ; (xxx02)
TV1A     ; The SNZ0 instruction is valid ..... (1)
LA 8      ; (1xxx2)
TI1A     ; Control of INT pin input is changed
NOP      ..... (2)
SNZ0     ; The SNZ0 instruction is executed
          (EXF0 flag cleared)
NOP      ..... (3)
:
:
x: these bits are not used here.
    
```

Fig 68. External 0 interrupt program example-1

(3) Bit 2 of register I1

When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 70.) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 70.).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 70.).

```

:
:
LA 4      ; (xxx02)
TV1A     ; The SNZ0 instruction is valid .....(1)
LA 12     ; (x1xx2)
TI1A     ; Interrupt valid waveform is changed
NOP      .....(2)
SNZ0     ; The SNZ0 instruction is executed
          (EXF0 flag cleared)
NOP      .....(3)
:
:
x: these bits are not used here.
    
```

Fig 70. External 0 interrupt program example-3

(2) Bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the power down mode is selected and the input of INT pin is disabled, be careful about the following notes.

- When the INT pin input is disabled (register I13 = "0"), set the key-on wakeup of INT pin to be invalid (register K20 = "0") before system enters to the power down mode. (refer to (1) in Figure 69.).

```

:
:
LA 0      ; (xxx02)
TK2A     ; INTO key-on wakeup disabled .....(1)
DI
EPOF
POF2     ; RAM back-up
:
:
x: these bits are not used here.
    
```

Fig 69. External 0 interrupt program example-2

(11) Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.
 Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

(12) Timer count source

Stop timer 1, 2 or LC counting to change its count source.

(13) Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(14) Writing to the timer

Stop timer 1, 2 or LC counting and then execute the T1AB, T2AB, T2R2L or TLCA instruction to write data to timer.

(15) Writing to reload register

In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.
 In order to write a data to the reload register R2H while the timer 2 is operating, execute the T3HAB instruction except a timing of the timer 2 underflow.

(16) PWM signal

If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.
 When “H” interval expansion function of the PWM signal is used, set “1” or more to reload register R2H.
 Set the port C output latch to “0” to output the PWM signal from C/CNTR pin.

(17) Timer 3

Stop timer 3 counting to change its count source.
 When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 2 of register W3 to “1” till executing the POF instruction.

(18) Prescaler, timer 1 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) in Figure 71 after prescaler and timer operations start (1) in Figure 71.
 Time to first underflow (3) in Figure 71 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 71 by the timing to start the timer and count source operations after count starts.
 When selecting CNTR input as the count source of timer 1, timer 1 operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.




Fig 71. Timer count start timing and count time when operation starts (1)

(19) Timer 2, LC count start timing and count time when operation starts

Count starts from the first edge of the count source (2) in Figure 68 after timer 2 and LC operation start (1) in Figure 72.
 Time to first underflow (3) in Figure 68 is different (for up to 1 period of the count source) from time among next underflow (4) in Figure 72 by the timing to start the timer and count source operations after count starts.




Fig 72. Timer count start timing and count time when operation starts (2)

(20) Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to “0” to stop the watchdog timer function.
- The contents of WDF1 flag and timer WDT are initialized at the power down.
- When using the watchdog timer and the power down, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down mode.
Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.

(21) Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 73);

supply voltage does not fall below to V_{RST} , and its voltage regoes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to V_{RST} and re-goes up after that.




Fig 73. V_{DD} and V_{RST}

(22) On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(23) RC oscillation

The CRCK instruction can be executed only once after reset release.

Execute the CRCK instruction in the initial setting routine (executing it in address 0 in page 0 is recommended).

The frequency is affected by a capacitor, a resistor and a microcomputer.

So, set the constants within the range of the frequency limits.

(24) External clock

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).

Also, note that the power-down mode (POF or POF2 instruction) cannot be used when using the external clock.

(25) QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

(26) Notes On ROM Code Protect (QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is “0016” for protect enabled or “FF16” for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than “0016” and “FF16” can not be accepted.

(27) Data Required for QzROM Writing Orders

The following are necessary when ordering a QzROM product shipped after writing:

1. QzROM Writing Confirmation Form*
2. Mark Specification Form*
3. ROM data.....Mask file

* For the QzROM writing confirmation form and the mark specification form, refer to the “Renesas Technology Corp.” Homepage (<http://www.renesas.com/homepage.jsp>).

Note that we cannot deal with special font marking (customer’s trademark etc.) in QzROM microcomputer.

NOTES ON NOISE

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

(1) Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

- (1) Wiring for $\overline{\text{RESET}}$ input pin
 - Make the length of wiring which is connected to the $\overline{\text{RESET}}$ input pin as short as possible.
 - Especially, connect a capacitor across the $\overline{\text{RESET}}$ input pin and the Vss pin with the shortest possible wiring.

- Reason
 - In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the $\overline{\text{RESET}}$ pin is required.
 - If noise having a shorter pulse width than this is input to the $\overline{\text{RESET}}$ input pin, the reset is released before the internal state of the microcomputer is completely initialized.
 - This may cause a program runaway.




Fig 74. Wiring for the RESET input pin

- (2) Wiring for clock input/output pins
 - Make the length of wiring which is connected to clock I/O pins as short as possible.
 - Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
 - Separate the Vss pattern only for oscillation from other Vss patterns.




Fig 75. Wiring for clock I/O pins

- Reason
 - If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway.
 - Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

- (3) Wiring to CNVss pin
 - Connect an approximately 5 kΩ resistor to the Vpp pin and also to the GND pattern supplied to the Vss pin with shortest possible wiring.

- Reason
 - The CNVss pin is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.




Fig 76. Wiring for CNVss pin

(2) Connection of bypass capacitor across Vss line and Vdd line

Connect an approximately 0.1 μF bypass capacitor across the VSS line and the VDD line as follows:

- Connect a bypass capacitor across the VSS pin and the VDD pin at equal length.
- Connect a bypass capacitor across the VSS pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for VSS line and VDD line.
- Connect the power source wiring via a bypass capacitor to the VSS pin and the VDD pin.




Fig 77. Bypass capacitor across the Vss line and the Vdd line

(3) Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

- (1) Keeping oscillator away from large current signal lines
Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

- Reason
In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig 78. Wiring for a large current signal line

- (2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

- Reason
Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig 79. Wiring to a signal line where potential levels change frequently

- (3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a VSS pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the VSS pattern to the microcomputer VSS pin with the shortest possible wiring.

Besides, separate this VSS pattern from other VSS patterns.




Fig 80. Vss pattern on the underside of an oscillator

- (4) Setup for I/O ports
Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.

- (5) Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$$N + 1 \geq$$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig 81. Watchdog timer by software

CONTROL REGISTERS

Interrupt control register V1		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV1/TV1A
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)	
		1	Interrupt enabled (SNZT2 instruction is invalid)	
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)	
		1	Interrupt enabled (SNZT1 instruction is invalid)	
V11	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V10	External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)	
		1	Interrupt enabled (SNZ0 instruction is invalid)	

Interrupt control register V2		at reset : 0000 ₂	at power down : 0000 ₂	R/W TAV2/TV2A
V23	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V22	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V21	Not used	0	This bit has no function, but read/write is enabled.	
		1		
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)	
		1	Interrupt enabled (SNZT3 instruction is invalid)	

Interrupt control register I1		at reset : 0000 ₂	at power down : state retained	R/W TAI1/TI1A
I13	INT pin input control bit (Note 2)	0	INT pin input disabled	
		1	INT pin input enabled	
I12	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level	
		1	Rising waveform ("H" level of INT pin is recognized with the SNZI0 instruction)/"H" level	
I11	INT pin edge detection circuit control bit	0	One-sided edge detected	
		1	Both edges detected	
I10	INT pin timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected	
		1	Timer 1 count start synchronous circuit selected	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.

Clock control register MR		at reset : 1100z		at power down : state retained	R/W TAMR/TMRA
MR3	Operation mode selection bits	MR3	MR2	Operation mode	
		0	0	Through mode	
		0	1	Frequency divided by 2 mode	
MR2		1	0	Frequency divided by 4 mode	
		1	1	Frequency divided by 8 mode	
MR1	System clock selection bits (Note 2)	MR1	MR0	System clock	
		0	0	f(RING)	
		0	1	f(XIN)	
MR0		1	0	f(XCIN)	
		1	1	Not available (Note 3)	

Clock control register RG		at reset : 000z		at power down : state retained	W TRGA
RG2	Sub-clock (f(XCIN)) control bit (Note 4)	0	Sub-clock (f(XCIN)) oscillation available, ports D6 and D7 not selected		
		1	Sub-clock (f(XCIN)) oscillation stop, ports D6 and D7 selected		
RG1	Main-clock (f(XIN)) control bit (Note 4)	0	Main clock (f(XIN)) oscillation available		
		1	Main clock (f(XIN)) oscillation stop		
RG0	On-chip oscillator (f(RING)) control bit (Note 4)	0	On-chip oscillator (f(RING)) oscillation available		
		1	On-chip oscillator (f(RING)) oscillation stop		

Note 1. R" represents read enabled, and "W" represents write enabled.

Note 2. The stopped clock cannot be selected for system clock.

Note 3. "11" cannot be set to the low-order 2 bits (MR1, MR0) of register MR.

Note 4. The oscillation circuit selected for system clock cannot be stopped.

Timer control register PA		at reset : 02		at power down : 02		W TAPP		
PA0	Prescaler control bit	0	Stop (state retained)					
		1	Operating					

Timer control register W1		at reset : 00002		at power down : state retained		R/W TAW1/TW1A			
W13	Timer 1 count auto-stop circuit selection bit (Note 2)	0	Timer 1 count auto-stop circuit not selected						
		1	Timer 1 count auto-stop circuit selected						
W12	Timer 1 control bit	0	Stop (state retained)						
		1	Operating						
W11	Timer 1 count source selection bits (Note 3)	W11	W10	Count source					
		0	0	PWM signal (PWMOUT)					
W10	Timer 1 count source selection bits (Note 3)	0	1	Prescaler output (ORCLK)					
		1	0	Timer 3 underflow signal (T3UDF)					
		1	1	CNTR input					

Timer control register W2		at reset : 00002		at power down : 00002		R/W TAW2/TW2A		
W23	CNTR pin function control bit	0	CNTR pin output invalid					
		1	CNTR pin output valid					
W22	PWM signal "H" interval expansion function control bit	0	PWM signal "H" interval expansion function invalid					
		1	PWM signal "H" interval expansion function valid					
W21	Timer 2 control bit	0	Stop (state retained)					
		1	Operating					
W20	Timer 2 count source selection bit	0	XIN input					
		1	Prescaler output (ORCLK)/2					

Timer control register W3		at reset : 00002		at power down : state retained		R/W TAW3/TW3A			
W33	Timer 3 count source selection bit	0	XIN input						
		1	Prescaler output (ORCLK)						
W32	Timer 3 control bit	0	Stop (initial state)						
		1	Operating						
W31	Timer 3 count value selection bits	W31	W30	Count source					
		0	0	Underflow every 8192 count					
W30	Timer 3 count value selection bits	0	1	Underflow every 16384 count					
		1	0	Underflow every 32768 count					
		1	1	Underflow every 65536 count					

Timer control register W4		at reset : 00002		at power down : state retained		R/W TAW4/TW4A		
W43	Timer LC control bit	0	Stop (state retained)					
		1	Operating					
W42	Timer LC count source selection bit	0	Bit 4 (T34) of timer 3					
		1	System clock (STCK)					
W41	CNTR pin output auto-control circuit selection bit	0	CNTR output auto-control circuit not selected					
		1	CNTR output auto-control circuit selected					
W40	CNTR pin input count edge selection bit	0	Falling edge					
		1	Rising edge					

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the timer 1 count start synchronous circuit is selected (I10 = "1").

Note 3. Port C output is invalid when CNTR input is selected for the timer 1 count source.

LCD control register L1		at reset : 0000 ₂		at power down : state retained		R/W TAL1/TL1A
L13	Internal dividing resistor for LCD power supply selection bit (Note 2)	0	2r × 3, 2r × 2			
		1	r × 3, r × 2			
L12	LCD control bit	0	Stop (OFF)			
		1	Operating			
L11	LCD duty and bias selection bits	L11	L1	Duty		Bias
		0	0	Not available		Not available
0		1	1/2		1/2	
L10		1	0	1/3		1/3
	1	1	1/4		1/3	

LCD control register L2		at reset : 0000 ₂		at power down : state retained		W TL2A
L23	SEG ₀ /V _{LC3} pin function switch bit (Note 3)	0	SEG ₀			
		1	V _{LC3}			
L22	SEG ₁ /V _{LC2} pin function switch bit (Note 4)	0	SEG ₁			
		1	V _{LC2}			
L21	SEG ₂ /V _{LC1} pin function switch bit (Note 4)	0	SEG ₂			
		1	V _{LC1}			
L20	Internal dividing resistor for LCD power supply control bit	0	Internal dividing resistor valid			
		1	Internal dividing resistor invalid			

LCD control register L3		at reset : 1111 ₂		at power down : state retained		W TL3A
L33	P2 ₃ /SEG ₂₇ pin function switch bit	0	SEG ₂₇			
		1	P2 ₃			
L32	P2 ₂ /SEG ₂₆ pin function switch bit	0	SEG ₂₆			
		1	P2 ₂			
L31	P2 ₁ /SEG ₂₅ pin function switch bit	0	SEG ₂₅			
		1	P2 ₁			
L30	P2 ₀ /SEG ₂₄ pin function switch bit	0	SEG ₂₄			
		1	P2 ₀			

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

Note 3. V_{LC3} is connected to V_{DD} internally when SEG₀ pin is selected.

Note 4. Use internal dividing resistor when SEG₁ and SEG₂ pins are selected.

LCD control register C1		at reset : 11112		at power down : state retained	W TC1A
C13	P03/SEG19 pin function switch bit	0	SEG19		
		1	P03		
C12	P02/SEG18 pin function switch bit	0	SEG18		
		1	P02		
C11	P01/SEG17 pin function switch bit	0	SEG17		
		1	P01		
C10	P00/SEG16 pin function switch bit	0	SEG16		
		1	P00		

LCD control register C2		at reset : 11112		at power down : state retained	W TC2A
C23	P13/SEG23 pin function switch bit	0	SEG23		
		1	P13		
C22	P12/SEG22 pin function switch bit	0	SEG22		
		1	P12		
C21	P11/SEG21 pin function switch bit	0	SEG21		
		1	P11		
C20	P10/SEG20 pin function switch bit	0	SEG20		
		1	P10		

LCD control register C3		at reset : 11112		at power down : state retained	W TC3A
C33	P33/SEG31 pin function switch bit	0	SEG31		
		1	P33		
C32	P32/SEG30 pin function switch bit	0	SEG30		
		1	P32		
C31	P31/SEG29 pin function switch bit	0	SEG29		
		1	P31		
C30	P30/SEG28 pin function switch bit	0	SEG28		
		1	P30		

Note 1. "R" represents read enabled, and "W" represents write enabled. .

Key-on wakeup control register K0		at reset : 0000 ₂	at power down : state retained	R/W TAK0/TK0A
K0 ₃	Ports P1 ₂ , P1 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₂	Ports P1 ₀ , P1 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₁	Ports P0 ₂ , P0 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K0 ₀	Ports P0 ₀ , P0 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K1		at reset : 0000 ₂	at power down : state retained	R/W TAK1/TK1A
K1 ₃	Port P2 ₃ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₂	Port P2 ₂ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₁	Port P2 ₁ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K1 ₀	Port P2 ₀ key-on wakeup control bit	0	Key-on wakeup not used	
		1	Key-on wakeup used	

Key-on wakeup control register K2		at reset : 0000 ₂	at power down : state retained	R/W TAK2/TK2A
K2 ₃	Ports P3 ₂ , P3 ₃ key-on wakeup control bit (Note 3)	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K2 ₂	Ports P3 ₀ , P3 ₁ key-on wakeup control bit (Note 2)	0	Key-on wakeup not used	
		1	Key-on wakeup used	
K2 ₁	INT pin return condition selection bit	0	Return by level	
		1	Return by edge	
K2 ₀	INT pin key-on wakeup control bit	0	Key-on wakeup invalid	
		1	Key-on wakeup valid	

Key-on wakeup control register K3		at reset : 0000 ₂	at power down : state retained	R/W TAK3/TK3A
K3 ₃	Ports P3 ₂ , P3 ₃ return condition selection bit (Note 3)	0	Return by level	
		1	Return by edge	
K3 ₂	Ports P3 ₂ , P3 ₃ valid waveform/level selection bit (Note 3)	0	Falling waveform/"L" level	
		1	Rising waveform/"H" level	
K3 ₁	Ports P3 ₀ , P3 ₁ return condition selection bit (Note 2)	0	Return by level	
		1	Return by edge	
K3 ₀	Ports P3 ₀ , P3 ₁ valid waveform/level selection bit (Note 2)	0	Falling waveform/"L" level	
		1	Rising waveform/"H" level	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. To be invalid (K2₂ = "0") key-on wakeup of ports P3₀ and P3₁, set the registers K3₀ and K3₁ to "0."

Note 3. To be invalid (K2₃ = "0") key-on wakeup of ports P3₂ and P3₃, set the registers K3₂ and K3₃ to "0."

Pull-up control register PU0		at reset : 0000z	at power down : state retained	R/W TAPU0/TPU0A
PU03	Port P03 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU02	Port P02 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU01	Port P01 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU00	Port P00 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU1		at reset : 0000z	at power down : state retained	R/W TAPU1/TPU1A
PU13	Port P13 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU12	Port P12 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU11	Port P11 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU10	Port P10 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU2		at reset : 0000z	at power down : state retained	R/W TAPU2/TPU2A
PU23	Port P23 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU22	Port P22 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU21	Port P21 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU20	Port P20 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Pull-up control register PU3		at reset : 0000z	at power down : state retained	R/W TAPU3/TPU3A
PU33	Port P33 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU32	Port P32 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU31	Port P31 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	
PU30	Port P30 pull-up transistor control bit	0	Pull-up transistor OFF	
		1	Pull-up transistor ON	

Note 1. "R" represents read enabled, and "W" represents write enabled.

Port output structure control register FR0		at reset : 0000 ₂	at power down : state retained	W TFR0A
FR0 ₃	Ports P1 ₂ , P1 ₃ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR0 ₂	Ports P1 ₀ , P1 ₁ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR0 ₁	Ports P0 ₂ , P0 ₃ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR0 ₀	Ports P0 ₀ , P0 ₁ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Port output structure control register FR1		at reset : 0000 ₂	at power down : state retained	W TFR1A
FR1 ₃	Ports D ₃ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 ₂	Ports D ₂ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 ₁	Ports D ₁ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR1 ₀	Ports D ₀ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Port output structure control register FR2		at reset : 0000 ₂	at power down : state retained	W TFR2A
FR2 ₃	Ports P3 ₂ , P3 ₃ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR2 ₂	Ports P3 ₀ , P3 ₁ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR2 ₁	Ports D ₅ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR2 ₀	Ports D ₄ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Port output structure control register FR3		at reset : 0000 ₂	at power down : state retained	W TFR3A
FR3 ₃	Ports P2 ₃ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR3 ₂	Ports P2 ₂ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR3 ₁	Ports P2 ₁ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	
FR3 ₀	Ports P2 ₀ output structure selection bit	0	N-channel open-drain output	
		1	CMOS output	

Note 1. "W" represents write enabled.

INSTRUCTIONS

Each instruction is described as follows;

1. Index list of instruction function
2. Machine instructions (index by alphabet)
3. Machine instructions (index by function)
4. Instruction code table

The symbols shown below are used in the following list of instruction function and the machine instructions.

SYMBOL

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	R2H	Timer 2 reload register (8 bits)
B	Register B (4 bits)	RLC	Timer LC reload register (4 bits)
DR	Register DR (3 bits)	PS	Prescaler
E	Register E (8 bits)	T1	Timer 1
V1	Interrupt control register V1 (4 bits)	T2	Timer 2
V2	Interrupt control register V2 (4 bits)	TLC	Timer LC
I1	Interrupt control register I1 (4 bits)	T1F	Timer 1 interrupt request flag
PA	Timer control register PA (1 bit)	T2F	Timer 2 interrupt request flag
W1	Timer control register W1 (4 bits)	T3F	Timer 3 interrupt request flag
W2	Timer control register W2 (4 bits)	WDF1	Watchdog timer flag
W3	Timer control register W3 (4 bits)	WEF	Watchdog timer enable flag
W4	Timer control register W4 (4 bits)	INTE	Interrupt enable flag
MR	Clock control register MR (4 bits)	EXF0	External 0 interrupt request flag
RG	Clock control register RG (3 bits)	VDF	Voltage drop detection circuit flag
L1	LCD control register L1 (4 bits)	P	Power down flag
L2	LCD control register L2 (4 bits)	D	Port D (8 bits)
L3	LCD control register L3 (4 bits)	P0	Port P0 (4 bits)
C1	LCD control register C1 (4 bits)	P1	Port P1 (4 bits)
C2	LCD control register C2 (4 bits)	P2	Port P2 (4 bits)
C3	LCD control register C3 (4 bits)	P3	Port P3 (4 bits)
K0	Key-on wakeup control register K0 (4 bits)	C	Port C (1 bit)
K1	Key-on wakeup control register K1 (4 bits)	INT	INT pin (1 bit)
K2	Key-on wakeup control register K2 (4 bits)		
K3	Key-on wakeup control register K3 (4 bits)	x	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	y	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	z	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	p	Hexadecimal variable
PU3	Pull-up control register PU3 (4 bits)	n	Hexadecimal constant
FR0	Port output structure control register FR0 (4 bits)	i	Hexadecimal constant
FR1	Port output structure control register FR1 (4 bits)	j	Hexadecimal constant
FR2	Port output structure control register FR2 (4 bits)	A3 A2 A1 A0	Binary notation of hexadecimal variable A (same for others)
FR3	Port output structure control register FR3 (4 bits)	←	Direction of data movement
X	Register X (4 bits)	()	Contents of registers and memories
Y	Register Y (4 bits)	–	Negate, Flag unchanged after executing instruction
Z	Register Z (2 bits)	M (DP)	RAM address pointed by the data pointer
DP	Data pointer (10 bits) (It consists of registers X, Y, and Z)	a	Label indicating address a6 a5 a4 a3 a2 a1 a0
PC	Program counter (14 bits)	p, a	Label indicating address a6 a5 a4 a3 a2 a1 a0 in page p6 p5 p4 p3 p2 p1 p0
PCH	High-order 7 bits of program counter		
PCL	Low-order 7 bits of program counter	C+x	Hex. C + Hex. number x (also same for others)
SK	Stack register (14 bits × 8)	?	Decision of state shown before “?”
SP	Stack pointer (3 bits)	← →	Data exchange between a register and memory
CY	Carry flag		
UPTF	High-order bit reference enable flag		
RPS	Prescaler reload register (8 bits)		
R1	Timer 1 reload register (8 bits)		
R2L	Timer 2 reload register (8 bits)		

Note 1. The 4559 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes “1” if the TABP p, RT1, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
Register to register transfer	TAB	$(A) \leftarrow (B)$	103 122	Arithmetic operation	LA n	$(A) \leftarrow n$ $n = 0 \text{ to } 15$	92 124
	TBA	$(B) \leftarrow (A)$	110 122		TABP p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$ $(UPTF) = 1,$ $(DR_2) \leftarrow 0$ $(DR_1, DR_0) \leftarrow (ROM(PC))_{9,8}$ $(B) \leftarrow (ROM(PC))_{7-4}$ $(A) \leftarrow (ROM(PC))_{3-0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	104 124
	TAY	$(A) \leftarrow (Y)$	110 122		AM	$(A) \leftarrow (A) + (M(DP))$	87 124
	TYA	$(Y) \leftarrow (A)$	119 122		AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow \text{Carry}$	87 124
	TEAB	$(E_7 - E_4) \leftarrow (B)$ $(E_3 - E_0) \leftarrow (A)$	112 122		A n	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$	87 124
	TABE	$(B) \leftarrow (E_7 - E_4)$ $(A) \leftarrow (E_3 - E_0)$	104 122		AND	$(A) \leftarrow (A) \text{AND}(M(DP))$	87 124
	TDA	$(DR_2 - DR_0) \leftarrow (A_2 - A_0)$	111 122		OR	$(A) \leftarrow (A) \text{OR}(M(DP))$	94 124
	TAD	$(A_2 - A_0) \leftarrow (DR_2 - DR_0)$ $(A_3) \leftarrow 0$	105 122		SC	$(CY) \leftarrow 1$	98 124
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	110 122		RC	$(CY) \leftarrow 0$	96 124
	TAX	$(A) \leftarrow (X)$	110 122		SZC	$(CY) = 0 ?$	102 124
	TASP	$(A_2 - A_0) \leftarrow (SP_2 - SP_0)$ $(A_3) \leftarrow 0$	108 122		CMA	$(A) \leftarrow \overline{(A)}$	89 124
	RAM addresses	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 15$ $(Y) \leftarrow y, y = 0 \text{ to } 15$		93 122	RAR	
LZ z		$(Z) \leftarrow z, z = 0 \text{ to } 3$	93 122	Bit operation	SB j	$(M_j(DP)) \leftarrow 1$ $j = 0 \text{ to } 3$	97 124
INY		$(Y) \leftarrow (Y) + 1$	92 122		RB j	$(M_j(DP)) \leftarrow 0$ $j = 0 \text{ to } 3$	95 124
DEY		$(Y) \leftarrow (Y) - 1$	90 122		SZB j	$(M_j(DP)) = 0 ?$ $j = 0 \text{ to } 3$	101 124
RAM to register transfer	TAM j	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	106 122	Comparison operation	SEAM	$(A) = (M(DP)) ?$	99 126
	XAM j	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	120 122		SEA n	$(A) = n ?$ $n = 0 \text{ to } 15$	98 126
	XAMD j	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$	120 122	Branch operation	B a	$(PCL) \leftarrow a_6 - a_0$	88 126
	XAMI j	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	120 122		BL p, a	$(PCH) \leftarrow p$ $(PCL) \leftarrow a_6 - a_0$	88 126
	TMA j	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	115 122		BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2 - DR_0, A_3 - A_0)$	88 126

p=0 to 47

INDEX LIST OF INSTRUCTION FUNCTION (continued)


Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
Subroutine operation	BM a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	88 126	Timer operation	TPAA	$(PA) \leftarrow (A)$	116 128
	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	89 126		TAW1	$(A) \leftarrow (W1)$	109 128
	BMLA p	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	89 126		TW1A	$(W1) \leftarrow (A)$	118 128
Return operation	RTI	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	97 126		TAW2	$(A) \leftarrow (W2)$	109 128
	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	96 126		TW2A	$(W2) \leftarrow (A)$	118 128
	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	97 126		TAW3	$(A) \leftarrow (W3)$	109 128
Interrupt operation	DI	$(INTE) \leftarrow 0$	90 128		TW3A	$(W3) \leftarrow (A)$	119 128
	EI	$(INTE) \leftarrow 1$	91 128		TAW4	$(A) \leftarrow (W4)$	109 128
	SNZ0	$V10 = 0 : (EXF0) = 1 ?$ $(EXF0) \leftarrow 0$ $V10 = 1 : SNZ0 = NOP$	99 128		TW4A	$(W4) \leftarrow (A)$	119 128
	SNZI0	$I12 = 0 : (INT) = "L" ?$ $I12 = 1 : (INT) = "H" ?$	99 128		TABPS	$(B) \leftarrow (TPS7-TPS4)$ $(A) \leftarrow (TPS3-TPS0)$	104 130
	TAV1	$(A) \leftarrow (V1)$	108 128		TPSAB	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$	116 130
	TV1A	$(V1) \leftarrow (A)$	118 128		TAB1	$(B) \leftarrow (T17-T14)$ $(A) \leftarrow (T13-T10)$	103 130
	TAV2	$(A) \leftarrow (V2)$	108 128		T1AB	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	102 130
	TV2A	$(V2) \leftarrow (A)$	118 128		TR1AB	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	117 130
	TAI1	$(A) \leftarrow (I1)$	105 128		TAB2	$(B) \leftarrow (T27-T24)$ $(A) \leftarrow (T23-T20)$	104 130
	TI1A	$(I1) \leftarrow (A)$	113 128		T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	102 130
					T2R2L	$(T27-T20) \leftarrow (R2L7-R2L0)$	103 130
					T2HAB	$(R2H7-R2H4) \leftarrow (B)$ $(R2H3-R2H0) \leftarrow (A)$	103 130

p=0 to 47


INDEX LIST OF INSTRUCTION FUNCTION (continued)

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
Timer operation	TLCA	(RLC) ← (A) (TLC) ← (A)	115 130	Input/Output operation	TPU3A	(PU3) ← (A)	117 132
	SNZT1	V12 = 0 : (T1F) = 1 ? (T1F) ← 0 V12 = 1 : SNZT1=NOP	100 130		TAK0	(A) ← (K0)	105 134
	SNZT2	V13 = 0 : (T2F) = 1 ? (T2F) ← 0 V13 = 1 : SNZT2=NOP	100 130		TK0A	(K0) ← (A)	113 134
	SNZT3	V20 = 0 : (T3F) = 1 ? (T3F) ← 0 V20 = 1 : SNZT3=NOP	100 130		TAK1	(A) ← (K1)	105 134
Input/Output operation	IAP0	(A) ← (P0)	91 132		TK1A	(K1) ← (A)	113 134
	OP0A	(P0) ← (A)	93 132		TAK2	(A) ← (K2)	106 134
	IAP1	(A) ← (P1)	91 132	TK2A	(K2) ← (A)	114 134	
	OP1A	(P1) ← (A)	94 132	TAK3	(A) ← (K3)	106 134	
	IAP2	(A) ← (P2)	92 132	TK3A	(K3) ← (A)	114 134	
	OP2A	(P2) ← (A)	94 132	LCD operation	TAL1	(A) ← (L1)	106 134
	IAP3	(A) ← (P3)	92 132		TL1A	(L1) ← (A)	114 134
	OP3A	(P3) ← (A)	94 132		TL2A	(L2) ← (A)	114 134
	CLD	(D) ← 1	89 132		TL3A	(L3) ← (A)	115 134
	RD	(D(Y)) ← 0, (Y) = 0 to 7	96 132		TC1A	(C1) ← (A)	111 134
	SD	(D(Y)) ← 1, (Y) = 0 to 7	98 132		TC2A	(C2) ← (A)	111 134
	SZD	(D(Y)) = 0 ?, (Y) = 0 to 5	102 132	TC3A	(C3) ← (A)	111 134	
	RCP	(C) ← 0	96 132	Clock operation	CRCK	RC oscillation selected	90 134
	SCP	(C) ← 1	98 132		TAMR	(A) ← (MR)	107 134
	TFR0A	(FR0) ← (A)	112 132		TMRA	(MR) ← (A)	115 134
	TFR1A	(FR1) ← (A)	112 132	Other operation	TRGA	(RG2–RG0) ← (A2–A0)	117 134
	TFR2A	(FR2) ← (A)	112 132		NOP	(PC) ← (PC)+1	93 136
	TFR3A	(FR3) ← (A)	113 132		POF	Transition to clock operating	95 136
	TAPU0	(A) ← (PU0)	107 132		POF2	Transition to RAM back-up	95 136
	TPU0A	(PU0) ← (A)	116 132		EPOF	POF or POF2 instruction	91 136
	TAPU1	(A) ← (PU1)	107 132		SNZP	(P) = 1 ?	99 136
	TPU1A	(PU1) ← (A)	116 132		SNZVD	(VDF) = 1 ?	100 136
	TAPU2	(A) ← (PU2)	107 132		WRST	(WDF1) = 1 ? (WDF1) ← 0	119 136
	TPU2A	(PU2) ← (A)	117 132		DWDT	Stop of watchdog timer function enabled	90 136
	TAPU3	(A) ← (PU3)	108 132		SRST	System reset	101 136
					RUPT	(UPTF) ← 0	97 136
					SUPT	(UPTF) ← 1	101 136
					SVDE	At power down mode, voltage drop detection circuit valid	101 136


MACHINE INSTRUCTIONS (INDEX BY ALPHABET)**AN** (Add n and accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	-	Overflow = 0
Operation: $(A) \leftarrow (A) + n$ $n = 0$ to 15	Grouping: Arithmetic operation Description: Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.			


AM (Add accumulator and Memory)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	-	-
Operation: $(A) \leftarrow (A) + \{M(DP)\}$	Grouping: Arithmetic operation Description: Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.			

AMC (Add accumulator, Memory and Carry)



Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	0/1	-
Operation: $(A) \leftarrow (A) + \{M(DP)\} + (CY)$ $(CY) \leftarrow \text{Carry}$	Grouping: Arithmetic operation Description: Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.			

AND (logical AND between accumulator and memory)



Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	-	-
Operation: $(A) \leftarrow (A) \text{ AND } \{M(DP)\}$	Grouping: Arithmetic operation Description: Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)


BML p,a (Branch and Mark Long to address a in page p)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	2	2	-	-
D_9 	2	2	-	-
Operation: $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	Grouping: Subroutine call operation Description: Call the subroutine : Calls the subroutine at address a in page p. Note: $p = 0$ to 47 Be careful not to over the stack because the maximum level of subroutine nesting is 8.			


BMLA p (Branch and Mark Long to address (D)+(A) in page p)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	2	2	-	-
D_9 	2	2	-	-
Operation: $(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	Grouping: Subroutine call operation Description: Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p. Note: $p = 0$ to 47 Be careful not to over the stack because the maximum level of subroutine nesting is 8.			

CLD (Clear port D)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	-	-
Operation: $(D) \leftarrow 1$	Grouping: Input/Output operation Description: Sets (1) to port D.			

CMA (CoMplement of Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 	1	1	-	-
Operation: $(A) \leftarrow (\bar{A})$	Grouping: Arithmetic operation Description: Stores the one's complement for register A's contents in register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

CRCK (Clock select: Rc oscillation Clock)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>2</td><td>9</td><td>B</td></tr></table> 16	1	0	1	0	0	1	1	0	1	1	2	2	9	B	1	1	-	-
1	0	1	0	0	1	1	0	1	1									
2	2	9	B															
Operation: RC oscillation circuit selected	Grouping: Clock control operation Description: Selects the RC oscillation circuit for main clock $f(XIN)$.																	

DEY (DEcrement register Y)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>0</td><td>1</td><td>7</td></tr></table> 16	0	0	0	0	0	1	0	1	1	1	2	0	1	7	1	1	-	(Y) = 15
0	0	0	0	0	1	0	1	1	1									
2	0	1	7															
Operation: $(Y) \leftarrow (Y) - 1$	Grouping: RAM addresses Description: Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.																	

DI (Disable Interrupt)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition															
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>0</td><td>0</td><td>4</td></tr></table> 16	0	0	0	0	0	0	0	0	1	0	0	2	0	0	4	1	1	-	-
0	0	0	0	0	0	0	0	1	0	0									
2	0	0	4																
Operation: $(INTE) \leftarrow 0$	Grouping: Interrupt control operation Description: Clears (0) to interrupt enable flag INTE, and disables the interrupt. Note: Interrupt is disabled by executing the DI instruction after executing 1 machine cycle.																		

DWDT (Disable WatchDog Timer)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>2</td><td>9</td><td>C</td></tr></table> 16	1	0	1	0	0	1	1	1	0	0	2	2	9	C	1	1	-	-
1	0	1	0	0	1	1	1	0	0									
2	2	9	C															
Operation: Stop of watchdog timer function enabled	Grouping: Other operation Description: Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

OP1A (Output port P1 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>2</td><td>2</td><td>1</td></tr></table> 16	1	0	0	0	1	0	0	0	0	1	2	2	2	1	1	1	-	-
1	0	0	0	1	0	0	0	0	1									
2	2	2	1															
Operation: $(P1) \leftarrow (A)$	Grouping: Input/Output operation Description: Outputs the contents of register A to port P1.																	

OP2A (Output port P2 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>2</td><td>2</td><td>2</td></tr></table> 16	1	0	0	0	1	0	0	0	1	0	2	2	2	2	1	1	-	-
1	0	0	0	1	0	0	0	1	0									
2	2	2	2															
Operation: $(P2) \leftarrow (A)$	Grouping: Input/Output operation Description: Outputs the contents of the register A to port P2.																	

OP3A (Output port P3 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>2</td><td>2</td><td>3</td></tr></table> 16	1	0	0	0	1	0	0	0	1	1	2	2	2	3	1	1	-	-
1	0	0	0	1	0	0	0	1	1									
2	2	2	3															
Operation: $(P3) \leftarrow (A)$	Grouping: Input/Output operation Description: Outputs the contents of the register A to port P3.																	

OR (logical OR between accumulator and memory)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>0</td><td>1</td><td>9</td></tr></table> 16	0	0	0	0	0	1	1	0	0	1	2	0	1	9	1	1	-	-
0	0	0	0	0	1	1	0	0	1									
2	0	1	9															
Operation: $(A) \leftarrow (A) \text{ OR } (M(DP))$	Grouping: Arithmetic operation Description: Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

POF (Power Off)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>2</td></tr></table> $_{16}$	0	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	-	-
0	0	0	0	0	0	0	0	0	1	0								
0	0	2																
Operation: Transition to clock operating mode	Grouping: Other operation Description: Puts the system in clock operating mode by executing the POF2 instruction after executing the EPOF instruction. Note: If the EPOF instruction is not executed just before this instruction, this instruction is equivalent to the NOP instruction.																	

POF2 (Power Off2)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>8</td></tr></table> $_{16}$	0	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	-	-
0	0	0	0	0	0	0	1	0	0	0								
0	0	8																
Operation: Transition to RAM back-up mode	Grouping: Other operation Description: Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Note: If the EPOF instruction is not executed before executing this instruction, this instruction is equivalent to the NOP instruction.																	

RAR (Rotate Accumulator Right)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>1</td><td>D</td></tr></table> $_{16}$	0	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	0/1	-
0	0	0	0	0	0	1	1	1	0	1								
0	1	D																
Operation: 	Grouping: Arithmetic operation Description: Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.																	

RB j (Reset Bit)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition													
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>j</td><td>j</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>4</td><td>C+j</td></tr></table> $_{16}$	0	0	0	1	0	0	1	1	j	j	0	4	C+j	1	1	-	-
0	0	0	1	0	0	1	1	j	j								
0	4	C+j															
Operation: $(M_j(DP)) \leftarrow 0$ $j = 0$ to 3	Grouping: Bit operation Description: Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of $M(DP)$.																

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

RTI (ReTurn from Interrupt)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 1 0 0 0 1 1 0 D_0 2 0 4 6 16	1	1	-	-
Operation: $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Return operation Description: Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.			

RTS (ReTurn from subroutine and Skip)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 1 0 0 0 1 0 1 D_0 2 0 4 5 16	1	2	-	Skip at uncondition
Operation: $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	Grouping: Return operation Description: Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.			

RUPT (Reset UPTF flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 1 0 1 1 0 0 0 D_0 2 0 5 8 16	1	1	-	-
Operation: $(UPTF) \leftarrow 0$	Grouping: Other operation Description: Clears (0) to the high-order bit reference enable flag UPTF. Note: Even when the table reference instruction (TABP p) is executed, the high-order 2 bits of ROM reference data is not transferred to register D.			

SB j (Set Bit)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 0 0 0 1 0 1 1 1 j j D_0 2 0 5 C _{+j} 16	1	1	-	-
Operation: $(Mj(DP)) \leftarrow 1$ $j = 0$ to 3	Grouping: Bit operation Description: Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SNZT1 (Skip if Non Zero condition of Timer 1 interrupt request flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D ₉ D ₀ 1 0 1 0 0 0 0 0 0 0 0 2 2 8 0 16	1	1	-	V ₁₂ = 0 : (T1F) = 1
Operation: V ₁₂ = 0 : (T1F) = 1 ? (T1F) ← 0 V ₁₂ = 1 : SNZT1 = NOP (V ₁₂ = bit 2 of interrupt control register V1)	Grouping: Timer operation Description: When V ₁₂ = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1". When the T1F flag is "0," executes the next instruction. When V ₁₂ = 1 : This instruction is equivalent to the NOP instruction.			

SNZT2 (Skip if Non Zero condition of Timer 2 interrupt request flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D ₉ D ₀ 1 0 1 0 0 0 0 0 0 0 1 2 2 8 1 16	1	1	-	V ₁₃ = 0 : (T2F) = 1
Operation: V ₁₃ = 0 : (T2F) = 1 ? (T2F) ← 0 V ₁₃ = 1 : SNZT2 = NOP (V ₁₃ = bit 3 of interrupt control register V1)	Grouping: Timer operation Description: When V ₁₃ = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1". When the T2F flag is "0", executes the next instruction. When V ₁₃ = 1 : This instruction is equivalent to the NOP instruction.			

SNZT3 (Skip if Non Zero condition of Timer 3 interrupt request flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D ₉ D ₀ 1 0 1 0 0 0 0 0 0 1 0 2 2 8 2 16	1	1	-	V ₂₀ = 0 : (T3F) = 1
Operation: V ₂₀ = 0 : (T3F) = 1 ? (T3F) ← 0 V ₂₀ = 1 : SNZT3 = NOP	Grouping: Timer operation Description: When V ₂₀ = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is "1". When the T3F flag is "0", executes the next instruction. When V ₂₀ = 1 : This instruction is equivalent to the NOP instruction.			

SNZVD (Skip if Non Zero condition of Voltage Detector flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D ₉ D ₀ 1 0 1 0 0 0 1 0 1 0 2 2 8 A 16	1	1	-	V ₂₃ = 0 : (VDF) = 1
Operation: (VDF) = 1?	Grouping: Other operation Description: Skips the next instruction when voltage drop detection circuit flag VDF is "1". Execute instruction when VDF is "0". After skipping, the contents of VDF remains unchanged.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

SRST (System ReSet)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition																	
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>1</td></tr></table> 2 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>1</td></tr></table> 16	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	1	1	-	-
0	0	0	0	0	0	0	0	0	0	1											
0	0	1																			
0	0	1																			
Operation: System reset	Grouping: Other operation Description: System reset occurs.																				

SUPT (Set UPT flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition																
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>5</td><td>9</td></tr></table> 2 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>5</td><td>9</td></tr></table> 16	0	0	0	1	0	1	1	0	0	1	0	5	9	0	5	9	1	1	-	-
0	0	0	1	0	1	1	0	0	1											
0	5	9																		
0	5	9																		
Operation: (UPTF) ← 1	Grouping: Other operation Description: Sets (1) to the high-order bit reference enable flag UPTF. When the table reference instruction (TABP p) is executed, the high-order 2 bits of ROM reference data is transferred to the low-order 2 bits of register D.																			

SVDE (Set Voltage Detector Enable flag)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition																
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>9</td><td>3</td></tr></table> 2 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>9</td><td>3</td></tr></table> 16	1	0	1	0	0	1	0	0	1	1	2	9	3	2	9	3	1	1	-	-
1	0	1	0	0	1	0	0	1	1											
2	9	3																		
2	9	3																		
Operation: Voltage drop detection circuit valid at powerdown mode.	Grouping: Other operation Description: Voltage drop detection circuit is valid at powerdown mode (clock operating mode, RAM back-up mode) Note: This instruction can be used only for H version.																			

SZB j (Skip if Zero, Bit)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition																
Instruction code: D_9 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>j</td><td>j</td></tr></table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>2</td><td>j</td></tr></table> 2 <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>2</td><td>j</td></tr></table> 16	0	0	0	0	1	0	0	0	j	j	0	2	j	0	2	j	1	1	-	$(M_j(DP)) = 0$ $j = 0$ to 3
0	0	0	0	1	0	0	0	j	j											
0	2	j																		
0	2	j																		
Operation: $(M_j(DP)) = 0 ?$ $j = 0$ to 3	Grouping: Bit operation Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0". Executes the next instruction when the contents of bit j of M(DP) is "1".																			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAB2 (Transfer data to Accumulator and register B from timer 2)

Instruction code	D ₉	D ₀	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 0 0 1	2	2 7 1	16	
			1	1	-	-
Operation:	(B) ← (T27–T24) (A) ← (T23–T20)		Grouping: Timer operation Description: Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.			

TABE (Transfer data to Accumulator and register B from register E)

Instruction code	D ₉	D ₀	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 0 0 0 1 0 1 0 1 0	2	0 2 A	16	
			1	1	-	-
Operation:	(B) ← (E7–E4) (A) ← (E3–E0)		Grouping: Register to register transfer Description: Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.			

TABP p (Transfer data to Accumulator and register B from Program memory in page p)

Instruction code	D ₉	D ₀	Number of words	Number of cycles	Flag CY	Skip condition
	0	0 1 0 p ₅ p ₄ p ₃ p ₂ p ₁ p ₀	2	0 8 +p p	16	
			1	3	-	-
Operation:	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (PCL) ← (DR2–DR0, A3–A0) (B) ← (ROM(PC)) _{7–4} (A) ← (ROM(PC)) _{3–0} (UPTF) ← 1 (DR1, DR0) ← (ROM(PC)) _{9, 8} (DR2) ← 0 (PC) ← (SK(SP)) (SP) ← (SP) – 1		Grouping: Arithmetic operation Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0) ₂ specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR1, DR0) of register D, and "0" is stored to the least significant bit (DR2) of register D. When this instruction is executed, 1 stage of stack register (SK) is used. Note: p = 0 to 47 When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.			

TABPS (Transfer data to Accumulator and register B from Pre-Scaler)

Instruction code	D ₉	D ₀	Number of words	Number of cycles	Flag CY	Skip condition
	1	0 0 1 1 1 0 1 0 1	2	2 7 5	16	
			1	1	-	-
Operation:	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)		Grouping: Timer operation Description: Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TAMR (Transfer data to Accumulator from register MR)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>5</td><td>2</td></tr> </table> 16	1	0	0	1	0	1	0	0	1	0	2	2	5	2	1	1	-	-
1	0	0	1	0	1	0	0	1	0									
2	2	5	2															
Operation: (A) ← (MR)	Grouping: Clock operation Description: Transfers the contents of clock control register MR to register A.																	

TAPU0 (Transfer data to Accumulator from register PU0)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>5</td><td>7</td></tr> </table> 16	1	0	0	1	0	1	0	1	1	1	2	2	5	7	1	1	-	-
1	0	0	1	0	1	0	1	1	1									
2	2	5	7															
Operation: (A) ← (PU0)	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU0 to register A.																	

TAPU1 (Transfer data to Accumulator from register PU1)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>5</td><td>E</td></tr> </table> 16	1	0	0	1	0	1	1	1	1	1	2	2	5	E	1	1	-	-
1	0	0	1	0	1	1	1	1	1									
2	2	5	E															
Operation: (A) ← (PU1)	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU1 to register A.																	

TAPU2 (Transfer data to Accumulator from register PU2)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>5</td><td>F</td></tr> </table> 16	1	0	0	1	0	1	1	1	1	1	2	2	5	F	1	1	-	-
1	0	0	1	0	1	1	1	1	1									
2	2	5	F															
Operation: (A) ← (PU2)	Grouping: Input/Output operation Description: Transfers the contents of pull-up control register PU2 to register A.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TFR3A (Transfer data to register FR3 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>2</td><td>B</td></tr> </table> 16	1	0	0	0	1	0	1	0	1	1	2	2	2	B	1	1	-	-
1	0	0	0	1	0	1	0	1	1									
2	2	2	B															
Operation: (FR3) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to port output structure control register FR3.																	

TI1A (Transfer data to register I1 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>7</td></tr> </table> 16	1	0	0	0	0	1	0	1	1	1	2	2	1	7	1	1	-	-
1	0	0	0	0	1	0	1	1	1									
2	2	1	7															
Operation: (I1) ← (A)	Grouping: Interrupt operation Description: Transfers the contents of register A to interrupt control register I1.																	

TK0A (Transfer data to register K0 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>B</td></tr> </table> 16	1	0	0	0	0	1	1	0	1	1	2	2	1	B	1	1	-	-
1	0	0	0	0	1	1	0	1	1									
2	2	1	B															
Operation: (K0) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to key-on wakeup control register K0.																	

TK1A (Transfer data to register K1 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>4</td></tr> </table> 16	1	0	0	0	0	1	0	1	0	0	2	2	1	4	1	1	-	-
1	0	0	0	0	1	0	1	0	0									
2	2	1	4															
Operation: (K1) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to key-on wakeup control register K1.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TK2A (Transfer data to register K2 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>5</td></tr> </table> 16	1	0	0	0	0	1	0	1	0	1	2	2	1	5	1	1	-	-
1	0	0	0	0	1	0	1	0	1									
2	2	1	5															
Operation: (K2) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to key-on wakeup control register K2.																	

TK3A (Transfer data to register K3 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>2</td><td>C</td></tr> </table> 16	1	0	0	0	1	0	1	1	0	0	2	2	2	C	1	1	-	-
1	0	0	0	1	0	1	1	0	0									
2	2	2	C															
Operation: (K3) ← (A)	Grouping: Input/Output operation Description: Transfers the contents of register A to key-on wakeup control register K3.																	

TL1A (Transfer data to register L1 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>0</td><td>A</td></tr> </table> 16	1	0	0	0	0	0	1	0	1	0	2	2	0	A	1	1	-	-
1	0	0	0	0	0	1	0	1	0									
2	2	0	A															
Operation: (L1) ← (A)	Grouping: LCD control operation Description: Transfers the contents of register A to the LCD control register L1.																	

TL2A (Transfer data to register L2 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>0</td><td>B</td></tr> </table> 16	1	0	0	0	0	0	1	0	1	1	2	2	0	B	1	1	-	-
1	0	0	0	0	0	1	0	1	1									
2	2	0	B															
Operation: (L2) ← (A)	Grouping: LCD control operation Description: Transfers the contents of register A to the LCD control register L2.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TL3A (Transfer data to register L3 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 1 0 0 0 0 0 1 1 0 0 D_0 2 2 0 C 16	1	1	-	-
Operation: (L3) ← (A)	Grouping: LCD control operation Description: Transfers the contents of register A to the LCD control register L3.			

TLCA (Transfer data to timer LC and register RLC from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 1 0 0 0 0 0 1 1 0 1 D_0 2 2 0 D 16	1	1	-	-
Operation: (LC) ← (A) (RLC) ← (A)	Grouping: Timer control operation Description: Transfers the contents of register A to timer LC and reload register RLC.			

TMA j (Transfer data to Memory from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 1 0 1 0 1 1 j j j j D_0 2 2 B j 16	1	1	-	-
Operation: (M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15	Grouping: RAM to register transfer Description: After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.			

TMRA (Transfer data to register MR from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition
D_9 1 0 0 0 0 1 0 1 1 0 D_0 2 2 1 6 16	1	1	-	-
Operation: (MR) ← (A)	Grouping: Clock operation Description: Transfers the contents of register A to clock control register MR.			

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

TW3A (Transfer data to register W3 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>0</td></tr> </table> 16	1	0	0	0	0	1	0	0	0	0	2	2	1	0	1	1	-	-
1	0	0	0	0	1	0	0	0	0									
2	2	1	0															
Operation: (W3) ← (A)	Grouping: Timer operation Description: Transfers the contents of register A to timer control register W3.																	

TW4A (Transfer data to register W4 from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>1</td><td>1</td></tr> </table> 16	1	0	0	0	0	1	0	0	0	1	2	2	1	1	1	1	-	-
1	0	0	0	0	1	0	0	0	1									
2	2	1	1															
Operation: (W4) ← (A)	Grouping: Timer operation Description: Transfers the contents of register A to timer control register W4.																	

TYA (Transfer data to register Y from Accumulator)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>0</td><td>0</td><td>C</td></tr> </table> 16	0	0	0	0	0	0	1	1	0	0	2	0	0	C	1	1	-	-
0	0	0	0	0	0	1	1	0	0									
2	0	0	C															
Operation: (Y) ← (A)	Grouping: Register to register transfer Description: Transfers the contents of register A to register Y.																	

WRST (Watchdog timer ReSeT)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D ₉ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </table> D ₀ <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>2</td><td>2</td><td>A</td><td>0</td></tr> </table> 16	1	0	1	0	1	0	0	0	0	0	2	2	A	0	1	1	-	(WDF1) = 1
1	0	1	0	1	0	0	0	0	0									
2	2	A	0															
Operation: (WDF1) = 1 ? (WDF1) ← 0	Grouping: Other operation Description: Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.																	

MACHINE INSTRUCTIONS (INDEX BY ALPHABET) (continued)

XAM j (eXchange Accumulator and Memory data)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>j</td><td>j</td><td>j</td><td>j</td> </tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>2</td><td>2</td><td>D</td><td>j</td> </tr> </table> 16	1	0	1	1	0	1	j	j	j	j	2	2	D	j	1	1	-	-
1	0	1	1	0	1	j	j	j	j									
2	2	D	j															
Operation: $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.																	

XAMD j (eXchange Accumulator and Memory data and Decrement register Y and skip)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>j</td><td>j</td><td>j</td><td>j</td> </tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>2</td><td>2</td><td>F</td><td>j</td> </tr> </table> 16	1	0	1	1	1	1	j	j	j	j	2	2	F	j	1	1	-	(Y) = 15
1	0	1	1	1	1	j	j	j	j									
2	2	F	j															
Operation: $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) - 1$	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.																	

XAMI j (eXchange Accumulator and Memory data and Increment register Y and skip)

Instruction code	Number of words	Number of cycles	Flag CY	Skip condition														
D_9 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>j</td><td>j</td><td>j</td><td>j</td> </tr> </table> D_0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>2</td><td>2</td><td>E</td><td>j</td> </tr> </table> 16	1	0	1	1	1	0	j	j	j	j	2	2	E	j	1	1	-	(Y) = 0
1	0	1	1	1	0	j	j	j	j									
2	2	E	j															
Operation: $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \text{EXOR}(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.																	

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
Register to register transfer	TAB	0	0	0	0	0	1	1	1	1	0	0 1 E	1	1	(A) ← (B)	
	TBA	0	0	0	0	0	0	1	1	1	0	0 0 E	1	1	(B) ← (A)	
	TAY	0	0	0	0	0	1	1	1	1	1	0 1 F	1	1	(A) ← (Y)	
	TYA	0	0	0	0	0	0	1	1	0	0	0 0 C	1	1	(Y) ← (A)	
	TEAB	0	0	0	0	0	1	1	0	1	0	0 1 A	1	1	(E ₇ –E ₄) ← (B) (E ₃ –E ₀) ← (A)	
	TABE	0	0	0	0	1	0	1	0	1	0	0 2 A	1	1	(B) ← (E ₇ –E ₄) (A) ← (E ₃ –E ₀)	
	TDA	0	0	0	0	1	0	1	0	0	1	0 2 9	1	1	(DR ₂ –DR ₀) ← (A ₂ –A ₀)	
	TAD	0	0	0	1	0	1	0	0	0	1	0 5 1	1	1	(A ₂ –A ₀) ← (DR ₂ –DR ₀) (A ₃) ← 0	
	TAZ	0	0	0	1	0	1	0	0	1	1	0 5 3	1	1	(A ₁ , A ₀) ← (Z ₁ , Z ₀) (A ₃ , A ₂) ← 0	
	TAX	0	0	0	1	0	1	0	0	1	0	0 5 2	1	1	(A) ← (X)	
	TASP	0	0	0	1	0	1	0	0	0	0	0 5 0	1	1	(A ₂ –A ₀) ← (SP ₂ –SP ₀) (A ₃) ← 0	
RAM addresses	LXY x, y	1	1	x ₃	x ₂	x ₁	x ₀	y ₃	y ₂	y ₁	y ₀	3 x y	1	1	(X) ← x x = 0 to 15 (Y) ← y y = 0 to 15	
	LZ z	0	0	0	1	0	0	1	0	z ₁	z ₀	0 4 8 +z	1	1	(Z) ← z z = 0 to 3	
	INY	0	0	0	0	0	1	0	0	1	1	0 1 3	1	1	(Y) ← (Y) + 1	
	DEY	0	0	0	0	0	1	0	1	1	1	0 1 7	1	1	(Y) ← (Y) – 1	
RAM to register transfer	TAM j	1	0	1	1	0	0	j	j	j	j	2 C j	1	1	(A) ← (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15	
	XAM j	1	0	1	1	0	1	j	j	j	j	2 D j	1	1	(A) ↔ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15	
	XAMD j	1	0	1	1	1	1	j	j	j	j	2 F j	1	1	(A) ↔ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) – 1	
	XAMI j	1	0	1	1	1	0	j	j	j	j	2 E j	1	1	(A) ↔ (M(DP)) (X) ← (X)EXOR(j) j = 0 to 15 (Y) ← (Y) + 1	
	TMA j	1	0	1	0	1	1	j	j	j	j	2 B j	1	1	(M(DP)) ← (A) (X) ← (X)EXOR(j) j = 0 to 15	

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the contents of register B to register A.
–	–	Transfers the contents of register A to register B.
–	–	Transfers the contents of register Y to register A.
–	–	Transfers the contents of register A to register Y.
–	–	Transfers the contents of register B to the high-order 4 bits (E ₃ –E ₀) of register E, and the contents of register A to the low-order 4 bits (E ₃ –E ₀) of register E.
–	–	Transfers the high-order 4 bits (E ₇ –E ₄) of register E to register B, and low-order 4 bits of register E to register A.
–	–	Transfers the contents of the low-order 3 bits (A ₂ –A ₀) of register A to register D.
–	–	Transfers the contents of register D to the low-order 3 bits (A ₂ –A ₀) of register A. "0" is stored to the bit 3 (A ₃) of register A.
–	–	Transfers the contents of register Z to the low-order 2 bits (A ₁ , A ₀) of register A. "0" is stored to the high-order 2 bits (A ₃ , A ₂) of register A.
–	–	Transfers the contents of register X to register A.
–	–	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A ₂ –A ₀) of register A. "0" is stored to the bit 3 (A ₃) of register A.
Continuous description	–	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
–	–	Loads the value z in the immediate field to register Z.
(Y) = 0	–	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	–	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
–	–	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
–	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	–	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
–	–	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0					
Arithmetic operation	LA n	0	0	0	1	1	1	n	n	n	n	0 7 n	1	1	(A) ← n n = 0 to 15	
	TABP p	0	0	1	0	p ₅	p ₄	p ₃	p ₂	p ₁	p ₀	0 8 p +p	1	3	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PC _H) ← p (Note 1) (PCL) ← (DR ₂ –DR ₀ , A ₃ –A ₀) (B) ← (ROM(PC)) ₇₋₄ (A) ← (ROM(PC)) ₃₋₀ (UPTF) = 1 (DR ₁ , DR ₀) ← (ROM(PC)) _{9, 8} (DR ₂) ← 0 (PC) ← (SK(SP)) (SP) ← (SP) – 1	
	AM	0	0	0	0	0	0	1	0	1	0	0 0 A	1	1	(A) ← (A) + (M(DP))	
	AMC	0	0	0	0	0	0	1	0	1	1	0 0 B	1	1	(A) ← (A) + (M(DP)) + (CY) (CY) ← Carry	
	A n	0	0	0	1	1	0	n	n	n	n	0 6 n	1	1	(A) ← (A) + n n = 0 to 15	
	AND	0	0	0	0	0	1	1	0	0	0	0 1 8	1	1	(A) ← (A) AND (M(DP))	
	OR	0	0	0	0	0	1	1	0	0	1	0 1 9	1	1	(A) ← (A) OR (M(DP))	
	SC	0	0	0	0	0	0	0	1	1	1	0 0 7	1	1	(CY) ← 1	
	RC	0	0	0	0	0	0	0	1	1	0	0 0 6	1	1	(CY) ← 0	
	SZC	0	0	0	0	1	0	1	1	1	1	0 2 F	1	1	(CY) = 0 ?	
CMA	0	0	0	0	0	1	1	1	0	0	0 1 C	1	1	(A) ← $\overline{(A)}$		
RAR	0	0	0	0	0	1	1	1	0	1	0 1 D	1	1			
Bit operation	SB j	0	0	0	1	0	1	1	1	j	j	0 5 C +j	1	1	(M _j (DP)) ← 1 j = 0 to 3	
	RB j	0	0	0	1	0	0	1	1	j	j	0 4 C +j	1	1	(M _j (DP)) ← 0 j = 0 to 3	
	SZB j	0	0	0	0	1	0	0	0	j	j	0 2 j	1	1	(M _j (DP)) = 0 ? j = 0 to 3	

Note 1.M34571G4: p=0 to 31, M34571G6: p=0 to 47 and M34571GD: p=0 to 127.

Skip condition	Carry flag CY	Detailed description
Continuous description	–	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
–	–	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR ₁ , DR ₀) of register D, and “0” is stored to the least significant bit (DR ₂) of register D. When this instruction is executed, 1 stage of stack register (SK) is used.
–	–	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
–	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	–	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
–	–	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	–	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
–	1	Sets (1) to carry flag CY.
–	0	Clears (0) to carry flag CY.
(CY) = 0	–	Skips the next instruction when the contents of carry flag CY is “0”. Executes the next instruction when the contents of carry flag CY is “1”. The contents of carry flag CY remains unchanged.
–	–	Stores the one’s complement for register A’s contents in register A.
–	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
–	–	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
–	–	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	–	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is “0”. Executes the next instruction when the contents of bit j of M(DP) is “1”.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
Comparison operation	SEAM	0	0	0	0	1	0	0	1	1	0	0 2 6	1	1	(A) = (M(DP)) ?	
	SEAn	0	0	0	0	1	0	0	1	0	1	0 2 5	2	2	(A) = n ? n = 0 to 15	
		0	0	0	1	1	1	n	n	n	n	0 7 n				
Branch operation	Ba	0	1	1	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	1 8 a +a	1	1	(PCL) ← a ₆ -a ₀	
	BLp, a	0	0	1	1	1	p ₄	p ₃	p ₂	p ₁	p ₀	0 E p +p	2	2	(PCH) ← p (Note 1) (PCL) ← a ₆ -a ₀	
		1	0	p ₅	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	2 a a				
	BLAp	0	0	0	0	0	1	0	0	0	0	0 1 0	2	2	(PCH) ← p (Note 1) (PCL) ← (DR ₂ -DR ₀ , A ₃ -A ₀)	
		1	0	p ₅	p ₄	0	0	p ₃	p ₂	p ₁	p ₀	2 p p				
Subroutine operation	BMa	0	1	0	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	1 a a	1	1	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← 2 (PCL) ← a ₆ -a ₀	
	BMLp, a	0	0	1	1	0	p ₄	p ₃	p ₂	p ₁	p ₀	0 C p +p	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note 1) (PCL) ← a ₆ -a ₀	
		1	0	p ₅	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	2 a a				
	BMLAp	0	0	0	0	1	1	0	0	0	0	0 3 0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC) (PCH) ← p (Note 1) (PCL) ← (DR ₂ -DR ₀ , A ₃ -A ₀)	
		1	0	p ₅	p ₄	0	0	p ₃	p ₂	p ₁	p ₀	2 p p				
Return operation	RTI	0	0	0	1	0	0	0	1	1	0	0 4 6	1	1	(PC) ← (SK(SP)) (SP) ← (SP) - 1	
	RT	0	0	0	1	0	0	0	1	0	0	0 4 4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) - 1	
	RTS	0	0	0	1	0	0	0	1	0	1	0 4 5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) - 1	

Note 1.M34571G4: p=0 to 31, M34571G6: p=0 to 47 and M34571GD: p=0 to 127.

Skip condition	Carry flag CY	Detailed description
(A) = (M(DP))	–	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n n = 0 to 15	–	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.
–	–	Branch within a page : Branches to address a in the identical page.
–	–	Branch out of a page : Branches to address a in page p.
–	–	Branch out of a page : Branches to address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p.
–	–	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
–	–	Call the subroutine : Calls the subroutine at address a in page p.
–	–	Call the subroutine : Calls the subroutine at address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p.
–	–	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
–	–	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	–	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Hexadecimal notation			
Interrupt operation	DI	0	0	0	0	0	0	0	1	0	0	0 0 4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0 0 5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0 3 8	1	1	V1 ₀ = 0 : (EXF0) = 1 ? (EXF0) ← 0 V1 ₀ = 1 : SNZ0 = NOP
	SNZI0	0	0	0	0	1	1	1	0	1	0	0 3 A	1	1	I1 ₂ = 0 : (INT) = "L"? I1 ₂ = 1 : (INT) = "H"?
	TAV1	0	0	0	1	0	1	0	1	0	0	0 5 4	1	1	(A) ← (V1)
	TV1A	0	0	0	0	1	1	1	1	1	1	0 3 F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0 5 5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0 3 E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2 5 3	1	1	(A) ← (I1)
TI1A	1	0	0	0	0	1	0	1	1	1	2 1 7	1	1	(I1) ← (A)	
Timer operation	TPAA	1	0	1	0	1	0	1	0	1	0	2 A A	1	1	(PA) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2 4 B	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2 0 E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2 4 C	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2 0 F	1	1	(W2) ← (A)
	TAW3	1	0	0	1	0	0	1	1	0	1	2 4 D	1	1	(A) ← (W3)
	TW3A	1	0	0	0	0	1	0	0	0	0	2 1 0	1	1	(W3) ← (A)
	TAW4	1	0	0	1	0	0	1	1	1	0	2 4 E	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2 1 1	1	1	(W4) ← (A)

Skip condition	Carry flag CY	Detailed description
<p>–</p> <p>–</p> <p>$V10 = 0 : (EXF0) = 1$</p> <p>(INT) = "L" However, I12 = 0</p> <p>(INT) = "H" However, I12 = 1</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p>	<p>–</p>	<p>Clears (0) to interrupt enable flag INTE, and disables the interrupt.</p> <p>Sets (1) to interrupt enable flag INTE, and enables the interrupt.</p> <p>When $V10 = 0$: Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1". When the EXF0 flag is "0", executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)</p> <p>When I12 = 0 : Skips the next instruction when the level of INT pin is "L". Executes the next instruction when the level of INT0 pin is "H".</p> <p>When I12 = 1 : Skips the next instruction when the level of INT pin is "H". Executes the next instruction when the level of INT0 pin is "L". (I12: bit 2 of interrupt control register I1)</p> <p>Transfers the contents of interrupt control register V1 to register A.</p> <p>Transfers the contents of register A to interrupt control register V1.</p> <p>Transfers the contents of interrupt control register V2 to register A.</p> <p>Transfers the contents of register A to interrupt control register V2.</p> <p>Transfers the contents of interrupt control register I1 to register A.</p> <p>Transfers the contents of register A to interrupt control register I1.</p>
<p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p>	<p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p> <p>–</p>	<p>Transfers the contents of register A (A0) to timer control register PA.</p> <p>Transfers the contents of timer control register W1 to register A.</p> <p>Transfers the contents of register A to timer control register W1.</p> <p>Transfers the contents of timer control register W2 to register A.</p> <p>Transfers the contents of register A to timer control register W2.</p> <p>Transfers the contents of timer control register W3 to register A.</p> <p>Transfers the contents of register A to timer control register W3.</p> <p>Transfers the contents of timer control register W4 to register A.</p> <p>Transfers the contents of register A to timer control register W4.</p>

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
Timer operation	TABPS	1	0	0	1	1	1	0	1	0	1	2 7 5	1	1	(B) ← (TPS ₇ –TPS ₄) (A) ← (TPS ₃ –TPS ₀)	
	TPSAB	1	0	0	0	1	1	0	1	0	1	2 3 5	1	1	(RPS ₇ –RPS ₄) ← (B) (TPS ₇ –TPS ₄) ← (B) (RPS ₃ –RPS ₀) ← (A) (TPS ₃ –TPS ₀) ← (A)	
	TAB1	1	0	0	1	1	1	0	0	0	0	2 7 0	1	1	(B) ← (T1 ₇ –T1 ₄) (A) ← (T1 ₃ –T1 ₀)	
	T1AB	1	0	0	0	1	1	0	0	0	0	2 3 0	1	1	(R1 ₇ –R1 ₄) ← (B) (T1 ₇ –T1 ₄) ← (B) (R1 ₃ –R1 ₀) ← (A) (T1 ₃ –T1 ₀) ← (A)	
	TR1AB	1	0	0	0	1	1	1	1	1	1	2 3 F	1	1	(R1 ₇ –R1 ₄) ← (B) (R1 ₃ –R1 ₀) ← (A)	
	TAB2	1	0	0	1	1	1	0	0	0	1	2 7 1	1	1	(B) ← (T2 ₇ –T2 ₄) (A) ← (T2 ₃ –T2 ₀)	
	T2AB	1	0	0	0	1	1	0	0	0	1	2 3 1	1	1	(R2L ₇ –R2L ₄) ← (B) (T2 ₇ –T2 ₄) ← (B) (R2L ₃ –R2L ₀) ← (A) (T2 ₃ –T2 ₀) ← (A)	
	T2HAB	1	0	1	0	0	1	0	1	0	0	2 9 4	1	1	(R2H ₇ –R2H ₄) ← (B) (R2H ₃ –R2H ₀) ← (A)	
	T2R2L	1	0	1	0	0	1	0	1	0	1	2 9 5	1	1	(T2 ₇) ← (R2L)	
	TLCA	1	0	0	0	0	0	1	1	0	1	2 0 D	1	1	(RLC) ← (A) (TLC) ← (A)	
	SNZT1	1	0	1	0	0	0	0	0	0	0	2 8 0	1	1	V1 ₂ = 0 : (T1F) = 1 ? After skipping, (T1F) ← 0 V1 ₂ = 1 : SNZT1=NOP	
	SNZT2	1	0	1	0	0	0	0	0	0	1	2 8 1	1	1	V1 ₃ = 0 : (T2F) = 1 ? After skipping, (T2F) ← 0 V1 ₃ = 1 : SNZT2=NOP	
	SNZT3	1	0	1	0	0	0	0	0	1	0	2 8 2	1	1	V2 ₀ = 0 : (T3F) = 1 ? After skipping, (T3F) ← 0 V2 ₀ = 1 : SNZT3=NOP	

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
–	–	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1L. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1L.
–	–	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
–	–	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
–	–	Transfers the contents of register B to the high-order 4 bits (R2L7–R2L4) of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits (R2L3–R2Lo) of timer 2 and timer 2 reload register R2L.
–	–	Transfers the contents of register B to the high-order 4 bits (R2H7–R2H4) of timer 2 and timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits (R2H3–R2Ho) of timer 2 and timer 2 reload register R2H.
–	–	Transfers the contents of timer 2 reload register R2L to timer 2.
–	–	Transfers the contents of register A to timer LC and reload register RLC.
V12 = 0 : (T1F) = 1	–	When V12 = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1". When the T1F flag is "0", executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0 : (T2F) = 1	–	When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1". When the T2F flag is "0", executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)
V20 = 0 : (T3F) = 1	–	When V20 = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is "1". When the T3F flag is "0", executes the next instruction. When V20 = 1 : This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2)

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
Input/Output operation	IAP0	1	0	0	1	1	0	0	0	0	0	2 6 0	1	1	(A) ← (P0)	
	OP0A	1	0	0	0	1	0	0	0	0	0	2 2 0	1	1	(P0) ← (A)	
	IAP1	1	0	0	1	1	0	0	0	0	1	2 6 1	1	1	(A) ← (P1)	
	OP1A	1	0	0	0	1	0	0	0	0	1	2 2 1	1	1	(P1) ← (A)	
	IAP2	1	0	0	1	1	0	0	0	1	0	2 6 2	1	1	(A) ← (P2)	
	OP2A	1	0	0	0	1	0	0	0	1	0	2 2 2	1	1	(P2) ← (A)	
	IAP3	1	0	0	1	1	0	0	0	1	1	2 6 3	1	1	(A) ← (P3)	
	OP3A	1	0	0	0	1	0	0	0	1	1	2 2 3	1	1	(P3) ← (A)	
	CLD	0	0	0	0	0	1	0	0	0	1	0 1 1	1	1	(D) ← 1	
	RD	0	0	0	0	0	1	0	1	0	0	0 1 4	1	1	(D(Y)) ← 0 (Y) = 0 to 7	
	SD	0	0	0	0	0	1	0	1	0	1	0 1 5	1	1	(D(Y)) ← 1 (Y) = 0 to 7	
	SZD	0	0	0	0	1	0	0	1	0	0	0 2 4	2	2	(D(Y)) = 0 ? (Y) = 0 to 5	
	RCP	0	0	0	0	1	0	1	0	1	1	0 2 B				
	RCP	1	0	1	0	0	0	1	1	0	0	2 8 C	1	1	(C) ← 0	
	SCP	1	0	1	0	0	0	1	1	0	1	2 8 D	1	1	(C) ← 1	
	TFR0A	1	0	0	0	1	0	1	0	0	0	2 2 8	1	1	(FR0) ← (A)	
	TFR1A	1	0	0	0	1	0	1	0	0	1	2 2 9	1	1	(FR1) ← (A)	
	TFR2A	1	0	0	0	1	0	1	0	1	0	2 2 A	1	1	(FR2) ← (A)	
	TFR3A	1	0	0	0	1	0	1	0	1	1	2 2 B	1	1	(FR3) ← (A)	
	TAPU0	1	0	0	1	0	1	0	1	1	1	2 5 7	1	1	(A) ← (PU0)	
	TPU0A	1	0	0	0	1	0	1	1	0	1	2 2 D	1	1	(PU0) ← (A)	
	TAPU1	1	0	0	1	0	1	1	1	1	0	2 5 E	1	1	(A) ← (PU1)	
	TPU1A	1	0	0	0	1	0	1	1	1	0	2 2 E	1	1	(PU1) ← (A)	
	TAPU2	1	0	0	1	0	1	1	1	1	1	2 5 F	1	1	(A) ← (PU2)	
	TPU2A	1	0	0	0	1	0	1	1	1	1	2 2 F	1	1	(PU2) ← (A)	
	TAPU3	1	0	0	1	0	1	1	1	0	1	2 5 D	1	1	(A) ← (PU3)	
	TPU3A	1	0	0	0	0	0	1	0	0	0	2 0 8	1	1	(PU3) ← (A)	

Skip condition	Carry flag CY	Detailed description
–	–	Transfers the input of port P0 to register A.
–	–	Outputs the contents of register A to port P0.
–	–	Transfers the input of port P1 to register A.
–	–	Outputs the contents of register A to port P1.
–	–	Transfers the input of port P2 to the register A.
–	–	Outputs the contents of the register A to port P2.
–	–	Transfers the input of port P3 to the register A.
–	–	Outputs the contents of the register A to port P3.
–	–	Sets (1) to port D.
–	–	Clears (0) to a bit of port D specified by register Y.
–	–	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 Y = 0 to 4	–	Skips the next instruction when a bit of port D specified by register Y is "0". Executes the next instruction when a bit of port D specified by register Y is "1".
–	–	Clears (0) to port C.
–	–	Sets (1) to port C.
–	–	Transfers the contents of register A to port output structure control register FR0.
–	–	Transfers the contents of register A to port output structure control register FR1.
–	–	Transfers the contents of register A to port output structure control register FR2.
–	–	Transfers the contents of register A to port output structure control register FR3.
–	–	Transfers the contents of pull-up control register PU0 to register A.
–	–	Transfers the contents of register A to pull-up control register PU0.
–	–	Transfers the contents of pull-up control register PU1 to register A.
–	–	Transfers the contents of register A to pull-up control register PU1.
–	–	Transfers the contents of pull-up control register PU2 to register A.
–	–	Transfers the contents of register A to pull-up control register PU2.
–	–	Transfers the contents of pull-up control register PU3 to register A.
–	–	Transfers the contents of register A to pull-up control register PU3.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Hexadecimal notation	Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0					
Input/Output operation	TAK0	1	0	0	1	0	1	0	1	1	0	2 5 6	1	1	(A) ← (K0)	
	TK0A	1	0	0	0	0	1	1	0	1	1	2 1 B	1	1	(K0) ← (A)	
	TAK1	1	0	0	1	0	1	1	0	0	1	2 5 9	1	1	(A) ← (K1)	
	TK1A	1	0	0	0	0	1	0	1	0	0	2 1 4	1	1	(K1) ← (A)	
	TAK2	1	0	0	1	0	1	1	0	1	0	2 5 A	1	1	(A) ← (K2)	
	TK2A	1	0	0	0	0	1	0	1	0	1	2 1 5	1	1	(K2) ← (A)	
	TAK3	1	0	0	1	0	1	1	0	1	1	2 5 B	1	1	(A) ← (K3)	
	TK3A	1	0	0	0	1	0	1	1	0	0	2 2 C	1	1	(K3) ← (A)	
LCD operation	TAL1	1	0	0	1	0	0	1	0	1	0	2 4 A	1	1	(A) ← (L1)	
	TL1A	1	0	0	0	0	0	1	0	1	0	2 0 A	1	1	(L1) ← (A)	
	TL2A	1	0	0	0	0	0	1	0	1	1	2 0 B	1	1	(L2) ← (A)	
	TL3A	1	0	0	0	0	0	1	1	0	0	2 0 C	1	1	(L3) ← (A)	
	TC1A	1	0	1	0	1	0	1	0	0	0	2 A 8	1	1	(C1) ← (A)	
	TC2A	1	0	1	0	1	0	1	0	0	1	2 A 9	1	1	(C2) ← (A)	
	TC3A	1	0	0	0	1	0	0	1	1	0	2 2 6	1	1	(C3) ← (A)	
Clock operation	CRCK	1	0	1	0	0	1	1	0	1	1	2 9 B	1	1	RC oscillator selected	
	TAMR	1	0	0	1	0	1	0	0	1	0	2 5 2	1	1	(A) ← (MR)	
	TMRA	1	0	0	0	0	1	0	1	1	0	2 1 6	1	1	(MR) ← (A)	
	TRGA	1	0	0	0	0	0	1	0	0	1	2 0 9	1	1	(RG2–RG0) ← (A2–A0)	

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K0.
-	-	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	-	Transfers the contents of key-on wakeup control register K2 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K2.
-	-	Transfers the contents of key-on wakeup control register K3 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K3.
-	-	Transfers the contents of the LCD control register L1 to register A.
-	-	Transfers the contents of register A to the LCD control register L1.
-	-	Transfers the contents of register A to the LCD control register L2.
-	-	Transfers the contents of register A to the LCD control register L3.
-	-	Transfers the contents of register A to the LCD control register C1.
-	-	Transfers the contents of register A to the LCD control register C2.
-	-	Transfers the contents of register A to the LCD control register C3.
-	-	Selects the RC oscillation circuit for main clock, stops the on-chip oscillator (internal oscillator).
-	-	Transfers the contents of clock control register MR to register A.
-	-	Transfers the contents of register A to clock control register MR.
-	-	Transfers the contents of register A to clock control register RG.

MACHINE INSTRUCTIONS (INDEX BY TYPES) (continued)

Parameter Type of instructions	Mnemonic	Instruction code											Number of words	Number of cycles	Function
		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Hexadecimal notation			
Other operation	NOP	0	0	0	0	0	0	0	0	0	0	0 0 0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0 0 2	1	1	Transition to clock operating mode
	POF2	0	0	0	0	0	0	1	0	0	0	0 0 8	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0 5 B	1	1	POF or POF2 instruction valid
	SNZP	0	0	0	0	0	0	0	0	1	1	0 0 3	1	1	(P) = 1 ?
	WRST	1	0	1	0	1	0	0	0	0	0	2 A 0	1	1	(WDF1) = 1 ? (WDF1) ← 0
	DWDT	1	0	1	0	0	1	1	1	0	0	2 9 C	1	1	Stop of watchdog timer function enabled
	SRST	0	0	0	0	0	0	0	0	0	1	0 0 1	1	1	System reset
	RUPT	0	0	0	1	0	1	1	0	0	0	0 5 8	1	1	(UPTF) ← 0
	SUPT	0	0	0	1	0	1	1	0	0	1	0 5 9	1	1	(UPTF) ← 1
	SVDE	1	0	1	0	0	1	0	0	1	1	2 9 3	1	1	At power down mode, voltage drop detection circuit valid
SNZVD	1	0	1	0	0	0	1	0	1	0	2 8 A	1	1	(VDF) = 1 ?	

Skip condition	Carry flag CY	Detailed description
–	–	No operation; Adds 1 to program counter value, and others remain unchanged.
–	–	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
–	–	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
–	–	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	–	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0".
(WDF1) = 1	–	Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
–	–	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
–	–	System reset occurs.
–	–	Clears (0) to the high-order bit reference enable flag UPTF.
–	–	Sets (1) to the high-order bit reference enable flag UPTF.
(VDF) = 1	–	Skips the next instruction when voltage drop detection circuit flag VDF is "1". Execute instruction when VDF is "0". After skipping, the contents of VDF remains unchanged.
–	–	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).

INSTRUCTION CODE TABLE

D ₃ -D ₀	Hex, notation	D ₉ -D ₄																010000 to 010111	011000 to 011111
		00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10-17	18-F
0000	0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32	-	BML	BML	BL	BL	BM	B
0001	1	SRST	CLD	SZB 1	-	-	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33	-	BML	BML	BL	BL	BM	B
0010	2	POF	-	SZB 2	-	-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34	-	BML	BML	BL	BL	BM	B
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35	-	BML	BML	BL	BL	BM	B
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36	-	BML	BML	BL	BL	BM	B
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37	-	BML	BML	BL	BL	BM	B
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38	-	BML	BML	BL	BL	BM	B
0111	7	SC	DEY	-	-	-	-	A 7	LA 7	TABP 7	TABP 23	TABP 39	-	BML	BML	BL	BL	BM	B
1000	8	POF2	AND	-	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40	-	BML	BML	BL	BL	BM	B
1001	9	-	OR	TDA	-	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41	-	BML	BML	BL	BL	BM	B
1010	A	AM	TEAB	TABE	SNZI 0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42	-	BML	BML	BL	BL	BM	B
1011	B	AMC	-	-	-	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43	-	BML	BML	BL	BL	BM	B
1100	C	TYA	CMA	-	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44	-	BML	BML	BL	BL	BM	B
1101	D	-	RAR	-	-	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45	-	BML	BML	BL	BL	BM	B
1110	E	TBA	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46	-	BML	BML	BL	BL	BM	B
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47	-	BML	BML	BL	BL	BM	B

The above table shows the relationship between machine language codes and machine language instructions. D₃-D₀ show the low-order 4 bits of the machine language code, and D₉-D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

	The second word
BL	10 paaa aaaa
BML	10 paaa aaaa
BLA	10 pp00 pppp
BMLA	10 pp00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

INSTRUCTION CODE TABLE

D3–D0	D9–D4 Hex, notation	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 to 111111
		20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	–	TW3A	OP0A	T1AB	–	–	IAP0	TAB1	SNZT 1	–	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	–	TW4A	OP1A	T2AB	–	–	IAP1	TAB2	SNZT 2	–	–	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	–	–	OP2A	–	–	TAMR	IAP2	–	SNZT 3	–	–	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	–	–	OP3A	–	–	TAI1	IAP3	–	–	SVDE	–	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	–	TK1A	–	–	–	–	–	–	–	T2HA B	–	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	–	TK2A	–	TPSAB	–	–	–	TABPS	–	T2R2 L	–	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	–	TMRA	TC3A	–	–	TAK0	–	–	–	–	–	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	–	TI1A	–	–	–	TAPU0	–	–	–	–	–	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	TPU3A	–	TFR0A	–	–	–	–	–	–	–	TC1A	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	–	TFR1A	–	–	TAK1	–	–	–	–	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	A	TL1A	–	TFR2A	–	TAL1	TAK2	–	–	SNZV D	–	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	B	TL2A	TK0A	TFR3A	–	TAW1	TAK3	–	–	–	CRCK	–	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	C	TL3A	–	TK3A	–	TAW2	–	–	–	RCP	DWDT	–	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	–	TPU0A	–	TAW3	TAPU3	–	–	SCP	–	–	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	E	TW1A	–	TPU1A	–	TAW4	TAPU1	–	–	–	–	–	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	–	TPU2A	TR1AB	–	TAPU2	–	–	–	–	–	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked “–.”

The codes for the second word of a two-word instruction are described below.

	The second word
BL	10 paaa aaaa
BML	10 paaa aaaa
BLA	10 pp00 pppp
BMLA	10 pp00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

Electrical characteristics**Absolute maximum ratings****Table 30 Absolute maximum ratings**

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage	-	-0.3 to 6.5	V
V _I	Input voltage P0, P1, P2, P3, D0-D5, $\overline{\text{RESET}}$, X _{IN} , X _{CIN} , INT, CNTR	-	-0.3 to V _{DD} +0.3	V
V _O	Output voltage P0, P1, P2, P3, D0-D7, $\overline{\text{RESET}}$	Output transistors in cut-off state	-0.3 to V _{DD} +0.3	V
V _O	Output voltage C/CNTR, X _{OUT} , X _{COU} T	-	-0.3 to V _{DD} +0.3	V
V _O	Output voltage SEG ₀ to SEG ₃₁ , COM ₀ to COM ₃	-	-0.3 to V _{DD} +0.3	V
P _d	Power dissipation	T _a = 25 °C	300	mW
T _{opr}	Operating temperature range	-	-20 to 85	°C
T _{stg}	Storage temperature range	-	-40 to 125	°C

Recommended operating conditions

Table 31 Recommended operating conditions 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
VDD	Supply voltage (with a ceramic resonator)	f(STCK) ≤ 6MHz	4		5.5	V
		f(STCK) ≤ 4.4MHz	2.7		5.5	
		f(STCK) ≤ 2.2MHz	2		5.5	
		f(STCK) ≤ 1.1MHz	1.8		5.5	
VDD	Supply voltage (when an external clock is used)	f(STCK) ≤ 4.8MHz	4		5.5	V
		f(STCK) ≤ 3.2MHz	2.7		5.5	
		f(STCK) ≤ 1.6MHz	2		5.5	
		f(STCK) ≤ 0.8MHz	1.8		5.5	
VDD	Supply voltage (when RC oscillation is used)	f(STCK) ≤ 4.4 MHz	2.7		5.5	V
VDD	Supply voltage (when quartz-crystal oscillation is used)	f(STCK) ≤ 50 kHz	1.8		5.5	V
VDD	Supply voltage (when on-chip oscillation is used)		1.8		5.5	V
V _{RAM}	RAM back-up voltage	(at RAM back-up)	1.6		5.5	V
V _{SS}	Supply voltage			0		V
V _{LC3}	LCD power supply (Note 1)		1.8		V _{DD}	V
V _{IH}	"H" level input voltage	P0, P1, P2, P3, D0-D5	0.8V _{DD}		V _{DD}	V
		X _{IN} , X _{CIN}	0.7V _{DD}		V _{DD}	
		RESET	0.85V _{DD}		V _{DD}	
		INT	0.85V _{DD}		V _{DD}	
		CNTR	0.8V _{DD}		V _{DD}	
V _{IL}	"L" level input voltage	P0, P1, P2, P3, D0-D5	0		0.2V _{DD}	V
		X _{IN} , X _{CIN}	0		0.3V _{DD}	
		RESET	0		0.3V _{DD}	
		INT	0		0.15V _{DD}	
		CNTR	0		0.15V _{DD}	
I _{OH(peak)}	"H" level peak output current	P0, P1, P2, P3, D0-D5	V _{DD} = 5V		-20	mA
			V _{DD} = 3V		-10	
		C/CNTR	V _{DD} = 5V		-30	
			V _{DD} = 3V		-15	
I _{OH(avg)}	"H" level average output current (Note 2)	P0, P1, P2, P3, D0-D5	V _{DD} = 5V		-10	mA
			V _{DD} = 3V		-5	
		C/CNTR	V _{DD} = 5V		-20	
			V _{DD} = 3V		-10	
I _{OL(peak)}	"L" level peak output current	P0, P1, P2, P3, D0-D7, C/CNTR	V _{DD} = 5V		24	mA
			V _{DD} = 3V		12	
		RESET	V _{DD} = 5V		10	
			V _{DD} = 3V		4	
I _{OL(avg)}	"L" level average output current (Note 2)	P0, P1, P2, P3, D0-D7, C/CNTR	V _{DD} = 5V		15	mA
			V _{DD} = 3V		7	
		RESET	V _{DD} = 5V		5	
			V _{DD} = 3V		2	
ΣI _{OH(avg)}	"H" level total average current	P0, C/CNTR			-40	mA
		P1, P2, P3, D0-D5			-40	
ΣI _{OL(avg)}	"L" level total average current	P0, C/CNTR			40	mA
		P1, P2, P3, D0-D7, RESET			40	

Note 1. At 1/2 bias: V_{LC1} = V_{LC2} = (1/2)•V_{LC3}At 1/3 bias: V_{LC1} = (1/3)•V_{LC3}, V_{LC2} = (2/3)•V_{LC3}


Note 2. The average output current is the average value during 100ms.

Table 32 Recommended operating conditions 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Conditions		Limits			Unit			
				Min.	Typ.	Max.				
f(XIN)	Oscillation frequency (with a ceramic resonator)	f(STCK) = f(XIN)	VDD = 4.0 V to 5.5 V			6	MHz			
			VDD = 2.7 V to 5.5 V			4.4				
			VDD = 2 V to 5.5 V			2.2				
			VDD = 1.8 V to 5.5 V			1.1				
		f(STCK) = f(XIN)/2	VDD = 2.7 V to 5.5 V			6				
			VDD = 2 V to 5.5 V			4.4				
			VDD = 1.8 V to 5.5 V			2.2				
		f(STCK) = f(XIN)/4, f(XIN)/8	VDD = 2 V to 5.5 V			6				
			VDD = 1.8 V to 5.5 V			4.4				
f(XIN)	Oscillation frequency (with an external clock input)	f(STCK) = f(XIN)	VDD = 4 V to 5.5 V			4.8	MHz			
			VDD = 2.7 V to 5.5 V			3.2				
			VDD = 2 V to 5.5 V			1.6				
			VDD = 1.8 V to 5.5 V			0.8				
		f(STCK) = f(XIN)/2	VDD = 2.7 V to 5.5 V			4.8				
			VDD = 2 V to 5.5 V			3.2				
			VDD = 1.8 V to 5.5 V			1.6				
		f(STCK) = f(XIN)/4, f(XIN)/8	VDD = 2 V to 5.5 V			4.8				
			VDD = 1.8 V to 5.5 V			3.2				
		f(XIN)	Oscillation frequency (at RC oscillation) (Note 1)	VDD = 2.7 to 5.5 V					4.4	MHz
		f(XCIN)	Oscillation frequency (at quartz-crystal oscillation)	Quartz-crystal oscillator					50	kHz
		f(CNTR)	Timer external input frequency	CNTR					f(STCK)/6	Hz
tw(CNTR)	Timer external input period ("H" and "L" pulse width)	CNTR		3/f(STCK)			s			
T _{PON}	Power-on reset circuit valid supply voltage rising time (Note 2)	VDD = 0 → 1.8V				100	μs			

Note 1. The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

Note 2. If the rising time exceeds the maximum rating value, connect a capacitor between the $\overline{\text{RESET}}$ pin and Vss at the shortest distance, and input "L" level to $\overline{\text{RESET}}$ pin until the value of supply voltage reaches the minimum operating voltage.

**Fig 82. System clock (STCK) operating condition map**

Electrical characteristics

Table 33 Electrical characteristics 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit	
				Min.	Typ.	Max.		
VOH	"H" level output voltage P0, P1, P2, P3, D0-D5	VDD = 5V	IOH = -10mA	3			V	
			IOH = -3mA	4.1				
		VDD = 3V	IOH = -5mA	2.1				
			IOH = -1mA	2.4				
VOH	"H" level output voltage C/CNTR	VDD = 5V	IOH = -20mA	3			V	
			IOH = -6mA	4.1				
		VDD = 3V	IOH = -10mA	2.1				
			IOH = -3mA	2.4				
VOL	"L" level output voltage P0, P1, P2, P3, D0-D7 C/CNTR	VDD = 5V	IOl = 15mA			2	V	
			IOl = 5mA			0.9		
		VDD = 3V	IOl = 9mA			1.4		
			IOl = 3mA			0.9		
VOL	"L" level output voltage $\overline{\text{RESET}}$	VDD = 5V	IOl = 5mA			2	V	
			IOl = 1mA			0.6		
		VDD = 3V	IOl = 2mA			0.9		
IiH	"H" level input current P0, P1, P2, P3, D0-D5 RESET, XIN, XCIN, INT CNTR	Vi = VDD				2	μA	
IiL	"L" level input current P0, P1, P2, P3, D0-D5 RESET, XIN, XCIN, INT CNTR	Vi = 0V P0, P1, P2, P3 No pull-up				-2	μA	
RPU	Pull-up resistor value P0, P1, P2, P3 RESET	Vi = 0V	VDD = 5V	30	60	125	k Ω	
			VDD = 3V	50	120	250		
VT+ - VT-	Hysteresis $\overline{\text{RESET}}$	VDD = 5V			1		V	
		VDD = 3V			0.4			
VT+ - VT-	Hysteresis INT	VDD = 5V			0.6		V	
		VDD = 3V			0.3			
VT+ - VT-	Hysteresis CNTR	VDD = 5V			0.2		V	
		VDD = 3V			0.2			
f(RING)	On-chip oscillator clock frequency	VDD = 5V		200	500	700	kHz	
		VDD = 3V		100	250	400		
$\Delta f(\text{XIN})$	Frequency error (with RC oscillation, error of external RC not included) (Note 1)	VDD = 5V \pm 10 %, Ta = center 25 °C					\pm 17	%
		VDD = 3V \pm 10 %, Ta = center 25 °C					\pm 17	
RCOM	COM output impedance (Note 2)	VDD = 5V			1.5	7.5	k Ω	
		VDD = 3V			2	10		
RSEG	SEG output impedance (Note 2)	VDD = 5V			1.5	7.5	k Ω	
		VDD = 3V			2	10		
RVLC	Internal resistor for LCD power supply	When dividing resistor 2r \times 3 selected		300	600	1200	k Ω	
		When dividing resistor 2r \times 2 selected		200	400	800		
		When dividing resistor r \times 3 selected		150	300	600		
		When dividing resistor r \times 2 selected		100	200	400		

Note 1. When RC oscillation is used, use the external 33 pF capacitor (C).

Note 2. The impedance state is the resistor value of the output voltage.

at VLC3 level output: Vo = 0.8 VLC3

at VLC2 level output: Vo = 0.8 VLC2

at VLC1 level output: Vo = 0.2 VLC2 + VLC1

at VSS level output: Vo = 0.2 VLC1

Table 34 Electrical characteristics 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits			Unit
					Min.	Typ.	Max.	
IDD	Supply current	at active mode (with a ceramic oscillator) (1, 2)	VDD = 5V f(XIN) = 6MHz f(RING) = stop f(XCIN) = stop	f(STCK) = f(XIN)/8		1.2	2.4	mA
				f(STCK) = f(XIN)/4		1.3	2.6	
				f(STCK) = f(XIN)/2		1.6	3.2	
				f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5V f(XIN) = 4MHz f(RING) = stop f(XCIN) = stop	f(STCK) = f(XIN)/8		0.9	1.8	mA
				f(STCK) = f(XIN)/4		1	2	
				f(STCK) = f(XIN)/2		1.2	2.4	
				f(STCK) = f(XIN)		1.6	3.2	
			VDD = 3V f(XIN) = 4MHz f(RING) = stop f(XCIN) = stop	f(STCK) = f(XIN)/8		0.3	0.6	mA
				f(STCK) = f(XIN)/4		0.4	0.8	
				f(STCK) = f(XIN)/2		0.5	1	
				f(STCK) = f(XIN)		0.7	1.4	
		at active mode (with a quartz-crystal oscillator) ^(1, 2)	VDD = 5V f(XIN) = stop f(RING) = stop f(XCIN) = 32 kHz	f(STCK) = f(XCIN)/8		7	14	μA
				f(STCK) = f(XCIN)/4		8	16	
				f(STCK) = f(XCIN)/2		10	20	
				f(STCK) = f(XCIN)		14	28	
			VDD = 3V f(XIN) = stop f(RING) = stop f(XCIN) = 32 kHz	f(STCK) = f(XCIN)/8		5	10	μA
				f(STCK) = f(XCIN)/4		6	12	
				f(STCK) = f(XCIN)/2		7	14	
				f(STCK) = f(XCIN)		8	16	
		at active mode (with an on-chip oscillator) (1, 2)	VDD = 5V f(XIN) = stop f(RING) = active f(XCIN) = stop	f(STCK) = f(RING)/8		50	100	μA
				f(STCK) = f(RING)/4		60	120	
				f(STCK) = f(RING)/2		80	160	
				f(STCK) = f(RING)		120	240	
VDD = 3V f(XIN) = stop f(RING) = active f(XCIN) = stop	f(STCK) = f(RING)/8			10	20	μA		
	f(STCK) = f(RING)/4			13	26			
	f(STCK) = f(RING)/2			19	38			
	f(STCK) = f(RING)			31	62			
at clock operation mode (POF instruction execution) ^(1, 2)	f(XCIN) = 32 kHz	VDD = 5V		6	12	μA		
		VDD = 3V		5	10			
at RAM back-up mode (POF2 instruction execution) ⁽¹⁾	Ta = 25°C			0.1	3	μA		
	VDD = 5V				10			
	VDD = 3V				6			

Note 1. The voltage drop detection circuit operation current (IRST) is added.

Note 2. When the internal dividing resistors for LCD power are used, the current values according to using resistor values are added.

Voltage drop detection circuit characteristics

Table 35 Voltage drop detection circuit characteristics (Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRST-	Detection voltage (reset occurs) (Note 1)	Ta = 25°C		1.7		V
		-20°C ≤ Ta < 0°C	1.6		2.2	
		0°C ≤ Ta < 50°C	1.3		2.1	
		50°C ≤ Ta ≤ 85°C	1.1		1.8	
VRST+	Detection voltage (reset release) (Note 2)	Ta = 25°C		1.8		V
		-20°C ≤ Ta < 0°C	1.7		2.3	
		0°C ≤ Ta < 50°C	1.4		2.2	
		50°C ≤ Ta ≤ 85°C	1.2		1.9	
VSKIP	Detection voltage (skip occurs) (Note 3)	Ta = 25°C		2		V
		-20°C ≤ Ta < 0°C	1.9		2.5	
		0°C ≤ Ta < 50°C	1.6		2.4	
		50°C ≤ Ta ≤ 85°C	1.4		2.1	
VRST+ -VRST-	Detection voltage hysteresis			0.1		V
IRST	Operation current (Note 4)	VDD = 5V		30	60	μA
		VDD = 3V		15	30	
		VDD = 1.8V		6	12	
TRST	Detection time (Note 5)	VDD → (VRST- -0.1V)		0.2	1.2	ms

Note 1. The detection voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.


Note 2. The detection voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs.

Note 3. When the supply voltage goes lower than the detection voltage (VSKIP), the voltage drop detection circuit interrupt request flag (VDF) is set to "1".


Note 4. Voltage drop detection circuit operation current (IRST) is added to IDD (power current) when voltage drop detection circuit is used.

Note 5. The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- -0.1V].

Basic timing diagram



PACKAGE OUTLINE



REVISION HISTORY

4559 Group Datasheet

Rev.	Date	Description	
		Page	Summary
1.00	Jul 27, 2006	-	First edition issued
1.01	Apr 27, 2007	58	Fig56 stabilizing time b, d: (system clock division ratio × <u>15</u>) times. → (system clock division ratio × <u>171</u>) times.
1.02	May 25, 2007	All pages	"PRELIMINARY" deleted
1.03	May 30, 2007	32	Fig33 ORCLK —→ ORCLK — 1/2 —
		33	Fig34 W30 → W33
		34,74	W33 Timer 3 count source selection bit 1 : Prescaler output (ORCLK)/2 → Prescaler output (ORCLK)
1.04	Aug 23, 2007	4	Timer 1, Timer 2 Explanation of function revised. Segment output "28" → "32"
		21	Fig. 21 13FF ₁₆ → 17FF ₁₆
		25	(7) Interrupt sequence revised.
		34	PA0 0 "Stop (state initialized)" → "Stop (state retained)" W30, W31 "Timer 3 count source selection bits" → "Timer 3 count value selection bits"
			W30 0 "XIN input" → "XCIN input"
		55	Table 23: Note 4 is revised.
		57	Fig. 56 Note 7 added.
		65, 66, 67	QzROM Writing Mode added.
		69	(2) Bit 3 of register I1 "(register L10="0")" → "(register K20="0")" (3) Bit 2 of register I1 "the external 1 interrupt request flag (EXF0)" → "the external 0 interrupt request flag (EXF0)"
		71	(27) Data Required for QzROM Writing Orders added.
		72	Fig. 76 Note added.
		73	Fig. 77 "VCC" → "VDD"
		77	PA0 Prascal control bit 0 "Stop (state initialized)" → "Stop (state retained)" W30, W31 "Timer 3 count source selection bits" → "Timer 3 count value selection bits"
84, 85, 86	Index pages added.		
109	TAW4 Operation: "(A) (W5)" → "(A) (W4)"		

All trademarks and registered trademarks are the property of their respective owners.

Notes:

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guarantees regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human lifeRenesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510