RC32412A100

FemtoClock4 Family Custom Configuration

General Description

This document details the custom configuration that is programmed into the one time programmable (OTP) memory of the RC32412A100. Please refer to the device datasheet for further information about the device.

Output Frequency Overview

Output	OUT1	OUT2	OUT4	OUT5	OUT7	OUT8
Freq	-	-	-	-	-	-

Output	OUT10	OUT11	OUT13	OUT14	OUT15	OUT16
Freq	-	-	-	-	-	-

I2C Address Selection Bits

I2C Address bits	I2C Address Bit A2	I2C Address Bit A1	I2C Address Bit A0
Address Selection	0	SDO_A1 (PIN E7)	nCS_A0 (PIN D5)

Note: The serial interface mode is selected by the SPI_SEL pin. The pin must be set to GND for I2C mode.

GPIO Startup Configuration

Pin Number	GPIO	Function Description
F8	GPIO0	N/A
E8	GPIO1	N/A
D8	GPIO2	N/A
D6	GPIO4	EEPROM_LOAD_EN

©2026 Renesas Electronics

VDD Pins

Property	Value
VDD_VCO	1.8V
VDD_FAN	1.8V
VDDXO_DCD	1.8V
VDD_DIG	1.8V
VDD_CLK	1.8V
VDD_FAN_BOT	1.8V
VDD_FOD0_1	1.8V
VDD_FOD2	1.8V
VDD_FOD3_4	1.8V
VDDO1	1.8V
VDDO2	1.8V
VDDO4	1.8V
VDDO5	1.8V
VDDO7	1.8V
VDDO8	1.8V
VDDO10	1.8V
VDDO11	1.8V
VDDO13	1.8V
VDDO14	1.8V
VDDO15	1.8V
VDDO16	1.8V

©2026 Renesas Electronics

General Overview

Property	Value
Serial Interface	SPI_NI2C_SEL pin determines mode (1=SPI,0=I2C)
Dash Code Register (0x007-0x006)	0x0000
External EEPROM Load	Enabled
REFIN	80
CLKIN0	Disabled
CLKIN1	Disabled
CLKIN2	Disabled
CLKIN3	Disabled
VCO Frequency	9.8304GHz
APLL Loop BW	~892.3194kHz

GPIO Settings

Pin Number	GPIO	Function Description	Polarity	Output Drive Strength	Internal PU	Internal PD
F8	GPIO0	gpi (input)	Do not invert	N/A	Enable	Disable
E8	GPIO1	gpi (input)	Do not invert	N/A	Enable	Disable
D8	GPIO2	gpi (input)	Do not invert	N/A	Enable	Disable
D6	GPIO4	gpi (input)	Do not invert	N/A	Disable	Enable

Output Overview

Output	Reference Source	Frequency	Signal Type	Enable State
OUT1	VCO/N	-	HCSL (externally terminated)	powered down
OUT2	VCO/N	-	HCSL (externally terminated)	powered down
OUT4	VCO/N	-	HCSL (externally terminated)	powered down
OUT5	VCO/N	-	HCSL (externally terminated)	powered down
OUT7	VCO/N	-	HCSL (externally terminated)	powered down
OUT8	VCO/N	-	HCSL (externally terminated)	powered down
OUT10	VCO/N	-	HCSL (externally terminated)	powered down
OUT11	VCO/N	-	HCSL (externally terminated)	powered down
OUT13	VCO/N	-	HCSL (externally terminated)	powered down
OUT14	VCO/N	-	HCSL (externally terminated)	powered down
OUT15	VCO/N	-	HCSL (externally terminated)	powered down
OUT16	VCO/N	-	HCSL (externally terminated)	powered down

Note: All VDDOs need to ramp before or at the same time as other cores power rails.

©2026 Renesas Electronics

External EEPROM Settings

Property	Value
Part Number	AT24C64
Address Size	2-byte address
I2C Speed	400kHz
Length	8KB
EEPROM Load Pins	GPIO0(SCL)/GPIO1(SDA)
7-bit Address	1 0 1 0 A2 A1 A0
EEPROM Address Bit A2	0
EEPROM Address Bit A1	0
EEPROM Address Bit A0	0

©2026 Renesas Electronics

Ordering Info

Part Number	Carrier Type
RC32412A100GBB#BC0	Tray
RC32412A100GBB#HC0	Tape, Pin 1 orientation: EIA-481-C

Notes:

©2026 Renesas Electronics

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

© 2021 Renesas Electronics Corporation. All rights reserved.