

Tsi384 Ballmap -- Bottom View (Document 80E1000_PN001_02)

	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A	PCI_AD[61]	PCI_AD[63]	PCI_CBE[6]	PCI_ACK64n	PCI_AD[1]	PCI_AD[3]	PCI_AD[7]	PCI_AD[10]	PCI_AD[12]	PCI_AD[14]	PCI_SERRn	PCI_PCIXCAP	PCI_DEVSELn	PCI_CBE[2]	PCI_AD[19]	PCI_AD[21]
B	PCI_AD[59]	VDD_PCI	PCI_CBE[4]	VSS	VDD_PCI	PCI_AD[5]	PCI_AD[8]	PCI_M66EN	VDD_PCI	PCI_CBE[1]	PCI_PERRn	VSS	PCI_IRDYn	PCI_AD[17]	VDD_PCI	PCI_AD[23]
C	PCI_AD[57]	PCI_AD[62]	PCI_PAR64	PCI_CBE[7]	PCI_AD[0]	PCI_AD[2]	PCI_AD[6]	VSS	PCI_AD[11]	PCI_AD[15]	PCI_STOPn	PCI_PCIXCAP_PU	PCI_AD[16]	PCI_AD[20]	PCI_AD[22]	PCI_CBE[3]
D	PCI_AD[55]	PCI_AD[58]	PCI_AD[60]	PCI_CBE[5]	PCI_REQ64n	PCI_AD[4]	PCI_CBE[0]	PCI_AD[9]	PCI_AD[13]	PCI_PAR	PCI_TRDYn	PCI_FRAMEn	PCI_AD[18]	PCI_AD[24]	PCI_AD[25]	PCI_AD[27]
E	PCI_AD[51]	PCI_AD[53]	PCI_AD[54]	PCI_AD[56]	VDD_PCI	VDD	VDD_PCI	VDD	VDD	VDD_PCI	VDD	VDD_PCI	NC	PCI_AD[26]	VSS	PCI_AD[29]
F	PCI_AD[49]	VSS	PCI_AD[50]	PCI_AD[52]	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	PCI_AD[28]	PCI_AD[30]	VDD_PCI	PCI_AD[31]
G	PCI_AD[47]	VDD_PCI	PCI_AD[46]	PCI_AD[48]	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	PCI_PME[0]	PCI_GNTn[0]	PCI_REQn[0]	PCI_REQn[1]
H	PCI_AD[43]	PCI_AD[45]	PCI_AD[42]	PCI_AD[44]	VDD_PCI	VSS	VSS	VSS	VSS	VSS	VSS	VDD_PCI	PCI_RSTn	PCI_GNTn[1]	PCI_REQn[2]	PCI_REQn[3]
J	PCI_AD[39]	PCI_AD[41]	PCI_AD[38]	PCI_AD[40]	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	PCI_GNTn[2]	PCI_GNTn[3]	VDD_PCI	PCI_CLK
K	PCI_AD[35]	PCI_AD[37]	PCI_AD[34]	PCI_AD[36]	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	PCI_INTCn	PCI_CLKO[0]	VSS	PCI_CLKO[1]
L	PCI_AD[33]	VSS	PCI_AD[32]	NC	VDD_PCI	VSS	VSS	VSS	VSS	VSS	VSS	PWRUP_EN_ARB	PWRUP_CLK_MST	PCI_INTAn	PCI_CLKO[2]	PCI_CLKO[3]
M	SR_DIN	VDD_PCI	SR_CLK	NC	VDD	PCIE_RXD_n[3]	VDD	PCIE_RXD_n[2]	VDDA_PLL	PCIE_RXD_n[1]	VDD	PCIE_RXD_n[0]	PCI_SEL100	VDD_PCI	PCI_INTDn	PCI_INTBn
N	SR_DOUT	SR_CS[0]	NC	NC	VSS	PCIE_RXD_p[3]	VSS	PCIE_RXD_p[2]	VSS	PCIE_RXD_p[1]	PWRUP_EXT_CLK_SEL	PCIE_RXD_p[0]	VSSA_PLL	PCI_CLKO[4]	JTAG_TDI	JTAG_TDO
P	TEST_BIDR_CTL	NC	NC	NC	VDDA_PCIE	VSS	VSS	VSS	VDD_PCIE	VSS	VSS	VSS	VDDA_PCIE	PWRUP_PLL_BY_PASSn	JTAG_TMS	JTAG_TCK
R	PCIE_LANE_VAL_IDn[3]	PCIE_LANE_VAL_IDn[1]	NC	NC	VDD_PCIE	PCIE_TXD_p[3]	VDD_PCIE	PCIE_TXD_p[2]	VDD_PCIE	PCIE_TXD_p[1]	VDD_PCIE	PCIE_TXD_p[0]	VDD_PCIE	PCIE_REFCLK_n	TEST_BCE	JTAG_TRSTn
T	PCIE_LANE_VAL_IDn[2]	PCIE_LANE_VAL_IDn[0]	NC	NC	VSS	PCIE_TXD_n[3]	NC	PCIE_TXD_n[2]	VSS	PCIE_TXD_n[1]	NC	PCIE_TXD_n[0]	VSS	PCIE_REFCLK_p	TEST_ON	PCIE_PERSTn

Copyright © August 2009 Integrated Device Technology. All rights reserved. Published in Canada.

Revision History

August 2009, 80E1000_PN001_02 -- This version of the document does not include any technical changes.

October 2006, 80E1000_PN001_01 -- This is the first version of the document.

Disclaimer: IDT assumes no responsibility for the accuracy or completeness of the information presented, which is subject to change without notice. In no event will IDT be liable for any direct, indirect, special, incidental or consequential damages, including lost profits, lost business or lost data, resulting from the use of or reliance upon the information, whether or not IDT has been advised of the possibility of such damages. Mention of non-IDT products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.