

Interface IP

FPD-Link Receiver for TSMC 22nm ULP

Overview

The Renesas FPD-Link Receiver is useful 5 Data Channel LVDS Receiver and 1:7 SERIAL to PARALLEL Converting of TSMC 22nm ULP process.

Key Features

- Renesas FPD-Link Receiver can be used for analog receiver of following interface.
 - ANSI/TIA/EIA-644X
- Technology is TSMC 22nm ULP 1p10M.
- Supply voltage can be applied 0.9V for voltage, 1.8V for IO voltage.
- With an input clock at 85MHz, the maximum data rate of each channel is 595Mbps.
- Clock Monitor function can detect an anomaly status of the input clock(CLK P/N) and PLL output clock. ※ Except for voltage range of Vin.

Block Diagram

FPD-Link Receiver LVDS Receiver DATA0 P 7 ► CH0_DATA[6:0] DATAO N. SERIAL to PARALLEI DATA1_P = 7 CH0 DATA[6:0] DATA1_N = DATA2_P • 7 CH0 DATA[6:0] DATA2 N= DATA3_P • 7 ► CH0_DATA[6:0] DATA3 N= DATA4_P 7 ► CH0_DATA[6:0] DATA4 N CLK_P PLL CLK N Monitor out Clock Monitor herein, please refer to the latest product manual and/or data sheet in advance.

PMO-25-030 R06PF0065EJ0102

*Before purchasing or using any

Renesas Electronics products listed