

VersaClock 3S – 32.768kHz Output Configuration and Performance

Introduction

VersaClock® 3S (VC3S) is a programmable clock generator designed for low-power, consumer, and high-performance PCI Express applications. VersaClock 3S features a built-in Extreme Low-Power DCO and supports a low-power operation 32.768kHz RTC clock with only a coin cell battery supply. With less than 2μA low-power DCO operation mode, it supports applications with up to a few years clock source for date/time keeping circuit (RTC).

When the main power VDD33 is greater than 2.5V, the VC3S device will switch the DCO power source to main power to save battery power.

VC3S also supports a 32.786kHz output with a full-power divider mode, providing an option of better cycle-to-cycle jitter performance. The register bit 0x2A[3] switches on the low-power DCO Mode or full-power divider mode.

Contents

1.	Two Different Modes for Achieving 32k.....	2
2.	DCO Mode.....	3
3.	Full-Power Divider Mode – Divide from Reference Input.....	4
3.1	Registers	4
3.2	Using 32k Integer Divider and Fractional Divider	4
3.3	Using 32k Integer Divider Only	5
4.	Revision History	6

Figures

Figure 1.	VersaClock 3S (5P35023) Block Diagram.....	2
Figure 2.	32.768kHz with Low-Power DCO Mode	3
Figure 3.	25MHz Reference Input Divider Mode Register Setting from Timing Commander.....	4
Figure 4.	32k Divider Mode with 25MHz Input Reference.....	5
Figure 5.	24.576MHz Reference Input Divider Mode Register Setting from Timing Commander.....	5
Figure 6.	32k Divider Mode with 24.576MHz Input Reference	6

1. Two Different Modes for Achieving 32k

Figure 1 shows a typical block diagram as displayed in the VC3S [5P35023 Datasheet](#). The 32.768kHz clock is supported for all output clocks SE1 – SE3.




Figure 1. VersaClock 3S (5P35023) Block Diagram

To enable the 32.768kHz clock, the SEx_Freerun_32K the register should be set to 0, else the frequency will be controlled by the SEx_CLKSEL1 register.

The following table outlines which registers need to be set to 0 to enable the 32.768kHz clock.

Table 1. SEx_Freerun_32K Registers to Enable the 32k Clock

SE1	SE2	SE3
0x24[4] = 0	0x1F[7] = 0	0x21[7] = 0

By default, the SEx_Freerun_32K is disabled. If both SEx_CLKSELx and SEx_Freerun_32K are enabled, the SEx_Freerun_32K has priority, and SEx will be using the free-run 32kHz clock.

DCO Mode automatically uses the 32.768kHz clock. 0x2A[3] is a full-power direct divider switch bit and selects either to use low-power DCO Mode or full-power divider mode to generate 32.768kHz for SE1 – SE3.

For other VC3S parts, different settings are required to select the different modes (see [Table 2](#)).

Table 2. 32k Mode Selection

VC3S Device	Low Power DCO Mode	Full Power Divider Mode
5L35021B/5L35023B	0x2A[3] = 0	0x2A[3] = 1
5P35021B/5P35023B	0x2A[3] = 1	0x2A[3] = 0

2. DCO Mode

DCO mode is low-power consumption. The 32kHz clock only consumes less than 2μA current for the system's RTC reference clock. The system could save power when the device goes into power-down or sleep mode.

VBAT is the power supply for low-power DCO mode and is typically connected to a 3.0V–3.3V coin cell battery. VDDSEx (for non-32k outputs) should be off when VDDAs/VDDs turns off; VBAT mode only supports 32.768kHz for SE1–SE3. SE1 controls chip global power-down (PD#) except when 32.768kHz is enabled on SE1. When the PD# pin is active low, the chip goes to the lowest power-down mode and all outputs are disabled, with the exception of the 32kHz output (only keep 32k/Xtal calibration).

OE1–OE3 pins can be utilized as a monitor pin for clock status by enabling SEx_PPS to proactively detect end device power down state and then switches output clocks between normal operation clock frequency and low power mode 32kHz clock.

When using DCO mode, the external reference input should be in the range of 12MHz–38MHz.

When the input frequency is out of the range, 32.768kHz needs to be acquired through divider mode.

Example: For 5P35021B/5P35023B, 0x2A[3] = 1, select DCO mode (see Figure 2).



Figure 2. 32.768kHz with Low-Power DCO Mode

3. Full-Power Divider Mode – Divide from Reference Input

32kHz can also be divided from a reference input under full-power divider mode using the following equations.

$$32k \text{ Divider} = 32k \text{ Integer Divider} + \frac{32k \text{ Fractional Divider}}{2^{10}}$$

$$32.768kHz = \frac{\text{Reference Input Frequency}}{32k \text{ Divider}/2}$$

The integer divider and fractional divider are both limited to 10 bits, thus the maximum 32k divider is $2^{10} + 2^{10}/2^{10} = 1025$. The total divider value needs to fit in the 10 bits integer divider and the 10 bits fractional divider when using full-power divider mode.

3.1 Registers

32k integer divider – 10 bits total

0x26[7:6]: 32k div int [9:8]

0x25[7:0]: 32k div int [7:0]

32k fractional divider – 10 bits total

0x26[1:0]: 32k div frac [9:8]

0x27[7:0]: 32k div frac [7:0]

3.2 Using 32k Integer Divider and Fractional Divider

Example: For 5P35021B/5P35023B, 0x2A[3] = 0, select Divider mode (see [Figure 3](#)).

With a 25MHz reference input:

- The integer divider value is 381. 0x25 = 0x7D, 0x26[9:8] = 0x01
- Fractional divider value is 481. 0x26[1:0] = 0x01, 0x27 = 0xE1

Total divider value is $381 + 481/2^{10} = 381.4697266$.




Figure 3. 25MHz Reference Input Divider Mode Register Setting from Timing Commander

Cycle-to-cycle jitter is 80.5ns (see [Figure 4](#))




Figure 4. 32k Divider Mode with 25MHz Input Reference

3.3 Using 32k Integer Divider Only

To further improve the cycle-to-cycle jitter performance, use only an integer divider rather than both an integer divider and a fractional divider.

To achieve 32.768kHz with only the integer divider, consider using a 24.576MHz reference input.

With a 24.576MHz reference input:

- The integer divider value is 375. $0x26[9:8] = 0x01$, $0x25 = 0x77$
- Fractional divider value is 0. $0x26[1:0] = 0x00$, $0x27 = 0x00$

Total divider value is 375 (see [Figure 5](#)).




Figure 5. 24.576MHz Reference Input Divider Mode Register Setting from Timing Commander

Cycle-to-cycle jitter is 732.7ps (see [Figure 6](#)).




Figure 6. 32k Divider Mode with 24.576MHz Input Reference

4. Revision History

Revision	Date	Description
1.02	Dec 19, 2025	Updated sections Two Different Modes for Achieving 32k and DCO Mode .
1.01	Apr 28, 2025	Updated “Example” text to 0x2A[3] = 0 from 0x2A[3] = 1 in section 3.2 .
1.00	Dec 19, 2024	Initial release.