

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

APPLICATION NOTE**Using Compare Match Function for PWM Output****Introduction**

Using Compare Match Function for PWM Output

Target Device

H8/300H Tiny Series H8/3664

Contents

1. Specifications	3
2. Description of Functions Used.....	3
3. Description of Operations	8
4. Description of Software	9
4.1 Description of Modules.....	9
4.2 Description of Arguments.....	9
4.3 Description of Internal Registers.....	9
4.4 Description of RAM.....	10
5. Flowcharts	11
6. Program Listing.....	13

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Copyright © Hitachi, Ltd., 2003. All rights reserved.

1. Specifications

1. Using Compare Match Function for PWM Output
2. The output PWM waveform's cycle is set in timer constant register A (TCORA).
3. How long the output PWM waveform is high (high width) is set in timer constant register B (TCORB).
4. In this sample task, a PWM waveform with a 2.04-ms cycle and a duty cycle delayed by 6.25% (must be between 6.25% and 93.75%) every cycle, is output.




Figure 1.1 PWM Output

2. Description of Functions Used

In this sample task, a PWM waveform is output from the TMOV output pin by the compare match function of timer V.

Figure 2.1 is a block diagram of the compare match function of timer V. The elements of the block diagram are described below.

- The system clock (ϕ) is a 16-MHz OSC clock that is used as a reference clock for operating the CPU and peripheral functions.
- Prescaler S (PSS) is a 13-bit counter with clock input of ϕ . PSS is incremented every cycle.
- Timer counter V (TCNTV) is an 8-bit readable/writable up-counter that is incremented by internal or external clock input. The clock source can be selected from a total of nine clocks: six clocks obtained by dividing the system clock (ϕ), and three external clocks.
- Timer control register V0 (TCRV0) is an 8-bit readable/writable register that selects the TCNTV input clock, controls clearing of TCNTV, and enables individual interrupt requests. In this sample task, system clock/128 is selected as the TCNTV input clock, compare match A is selected as the clearing condition of TCNTV, and interrupt requests by compare match A are enabled.
- Timer control/status register V (TCSRv) is an 8-bit register that sets compare match flags and the timer overflow flag, and controls compare match output. In this sample task, 0 is output from the TMOV pin when compare match B occurs, and 1 is output from the TMOV pin when compare match A occurs.
- Timer control register V1 (TCRV1) is an 8-bit readable/writable register that selects the TCNTV input clock together with TCRV0.
- Timer constant register A (TCORA) is an 8-bit readable/writable register that is compared with TCNTV at all times. When the TCORA and TCNTV contents match, compare match A occurs, and as a result, 1 is output from the TMOV pin and TCNTV is cleared to H'00.

- Timer constant register B (TCORB) is an 8-bit readable/writable register that is compared with TCNTV at all times. When the TCORB and TCNTV contents match, compare match B occurs, and as a result, 0 is output from the TMOV pin.
- The TCNTV contents are compared with the TCORA and TCORB contents at all times. When the TCNTV contents match the TCORA and TCORB contents, compare match flag A (CMFA) and compare match flag B (CMFB) in TCSRv are set to 1, respectively. If the corresponding compare match interrupt enable A (CMIEA) or compare match interrupt enable B (CMIEB) in TCRV0 is set to 1 at this time, a CPU interrupt is requested.
- A PWM waveform is output from the timer V output (TMOV) pin.




Figure 2.1 Timer V's Compare Match Function

Figure 2.2 shows how to set the cycle and duty cycle of the output PWM waveform in this sample task.




Figure 2.2 Setting of Cycle and Duty of PWM Waveform

Figure 2.3 shows the timing for rewriting TCORB to increase the duty cycle.




Figure 2.3 TCORB Rewrite Timing for Higher Duty Cycle

- TCORB is updated to the new value immediately after being written to. Therefore, if TCORB is rewritten during period a in figure 2.3 to increase the duty cycle, compare match B occurs consecutively, and a normal PWM waveform is not output. Accordingly, TCORB must be rewritten during period b, as shown in figure 2.3.
- In this sample task, TCORB is rewritten during the compare match A interrupt handling using a compare match A interrupt.

Figure 2.4 shows the timing for rewriting TCORB to reduce the duty cycle.




Figure 2.4 TCORB Rewrite Timing for Lower Duty Cycle

- TCORB is updated to the new value immediately after being written to. Therefore, if TCORB is rewritten during period d in figure 2.4 to reduce the duty cycle, the following compare match B does not occur, and a normal PWM waveform is not output. Accordingly, TCORB must be rewritten during period c, as shown in figure 2.4.
- In this sample task, TCORB is rewritten during the compare match A interrupt handling using a compare match A interrupt.

Table 2.1 lists the function allocation for this sample task. The functions listed in table 2.1 are allocated so that a PWM is output by the compare match function of timer V.

Table 2.1 Function Allocation

Function	Description
PSS	13-bit counter with system clock input
TCNTV	8-bit counter with clock input of system clock/128
TCORA	Sets the PWM output cycle
TCORB	Sets the high width of PWM output
TCRV0	Selects the TCNTV input clock and TCNTV clearing
TCRV1	Selects the TCNTV input clock
TCSR	Controls compare match output
TMOV	PWM output pin

3. Description of Operations

Figure 3.1 shows this sample task's principle of operation. The hardware and software processing shown in figure 3.1 applies the compare match function of timer V for PWM output.




Figure 3.1 Operation Principle: Using Compare Match Function of Timer V for PWM Output

4. Description of Software

4.1 Description of Modules

Table 4.1 describes the software used in this sample task.

Table 4.1 Description of Modules

Module Name	Label Name	Function
Main routine	main	Selects the compare match function and enables interrupts.
Compare match A	tvint	During the timer V interrupt handling routine, rewrites TCORB.

4.2 Description of Arguments

No arguments are used in this sample task.

4.3 Description of Internal Registers

Table 4.2 describes the internal registers used in this sample task.

Table 4.2 Description of Internal Registers

Register Name	Function	Address	Setting
TCRV0	CMIEA	Timer control register V0 (compare match interrupt enable A): When CMIEA is set to 1, CMFA interrupt requests are enabled.	H'FFA0 Bit 6 1
		Timer control register V0 (counter clear 1 and 0):	H'FFA0
CCLR1	When CCLR1 is cleared to 0 and CCLR0 is set to 1, TCNTV is cleared by compare match A.	Bit 4	CCLR1 = 0
CCLR0		Bit 3	CCLR1 = 1
CKS2	When CKS2 is cleared to 0, and CKS1, CKS0, and ICKS0 (in TCRV1) are all set to 1, TCNTV is incremented at the falling edge of system clock/128.	Bit 2	CKS2 = 0
		Bit 1	CKS1 = 1
		Bit 0	CKS0 = 1
TCSR V	CMFA	Timer control/status register V (compare match flag A): When CMFA is cleared to 0, compare match A has not occurred. When CMFA is set to 1, compare match A has occurred.	H'FFA1 Bit 6 0
		Timer control/status register V (output select 3 to 0):	H'FFA1
	OS3	When OS3 and OS0 are both cleared to 0, and OS2 and OS1 are both set to 1, the TMOV pin output is 0 at compare match B and 1 at compare match A.	Bit 3 OS3 = 0
	OS2		Bit 2 OS2 = 1
	OS1		Bit 1 OS1 = 1
	OS0		Bit 0 OS0 = 0

Table 4.2 Description of Internal Registers (cont)

Register Name	Function	Address	Setting
TCORA	Time constant register A: When TCORA is set to H'FF, compare match A occurs when the TCNTV value has become H'FF.	H'FFA2	H'FF
TCORB	Time constant register B: When TCORB is set to H'80, compare match B occurs when the TCNTV value has become H'80.	H'FFA3	H'80
TNCTV	Timer counter V: 8-bit up-counter incremented by clock input of system clock/128	H'FFA4	H'00
TCRV1	ICKS0 Timer control register V1 (internal clock select 0): When ICKS0 is set to 1, the TCNTV clock source is set to system clock/128.	H'FFA5 Bit 0	1

4.4 Description of RAM

Table 4.3 describes the RAM used in this sample task.

Table 4.3 Description of RAM

Label Name	Function	Address	Used in
USRFB0	Flag for judging whether or not to increment or decrement the TCORB value	H'FB80 Bit 0	Main routine Compare match A

5. Flowcharts




Figure 5.1 Flowchart for Main Routine




Figure 5.2 Flowchart for Timer V Interrupt Handling Routine

6. Program Listing

INIT.SRC (Program listing)

```
.EXPORT  _INIT
        .IMPORT  _main
;
        .SECTION  P, CODE
_INIT:
        MOV.W   #H'FF80,R7
        LDC.B   #B'10000000,CCR
        JMP     @_main
;
        .END
```

```
/*
*****
/*
H8/300H Tiny Series -H8/3664-
/*
Application Note
/*
/*
'PWM Output by Compare Match Function'
/*
Function
/*
:Timer V Compare Match
/*
External Clock : 16MHz
/*
Internal Clock : 16MHz
/*
Sub Clock      : 32.768kHz
/*
*****
#include <machine.h>
```

```

/*****/
/*   Symbol Definition                               */
/*****/

struct BIT {
    unsigned char    b7:1;    /* bit7 */
    unsigned char    b6:1;    /* bit6 */
    unsigned char    b5:1;    /* bit5 */
    unsigned char    b4:1;    /* bit4 */
    unsigned char    b3:1;    /* bit3 */
    unsigned char    b2:1;    /* bit2 */
    unsigned char    b1:1;    /* bit1 */
    unsigned char    b0:1;    /* bit0 */
};

#define    TCRV0    *(volatile unsigned char *)0xFFA0    /* Time Constant Register V0    */
#define    TCRV0_BIT    (*(struct BIT *)0xFFA0)    /* Timer Control Register V0    */
#define    CMIEB    TCRV0_BIT.b7    /* Compare Match Interrupt Enable B */
#define    CMIEA    TCRV0_BIT.b6    /* Compare Match Interrupt Enable A */
#define    OVIE    TCRV0_BIT.b5    /* Timer Overflow Interrupt Enable */
#define    CCLR1    TCRV0_BIT.b4    /* Counter Clear 1    */
#define    CCLR0    TCRV0_BIT.b3    /* Counter Clear 0    */
#define    CKS2    TCRV0_BIT.b2    /* Clock Select 2    */
#define    CKS1    TCRV0_BIT.b1    /* Clock Select 1    */
#define    CKS0    TCRV0_BIT.b0    /* Clock Select 0    */
#define    TCSR_V    *(volatile unsigned char *)0xFFA1    /* Timer Control/Status Register V */
#define    TCSR_V_BIT    (*(struct BIT *)0xFFA1)    /* Timer Control/Status Register V */
#define    CMFB    TCSR_V_BIT.b7    /* Compare Match Flag B    */
#define    CMFA    TCSR_V_BIT.b6    /* Compare Match Flag A    */
#define    OVF    TCSR_V_BIT.b5    /* Timer Overflow Flag    */
#define    OS3    TCSR_V_BIT.b3    /* Output Select 3    */
#define    OS2    TCSR_V_BIT.b2    /* Output Select 2    */
#define    OS1    TCSR_V_BIT.b1    /* Output Select 1    */
#define    OS0    TCSR_V_BIT.b0    /* Output Select 0    */
#define    TCORA    *(volatile unsigned char *)0xFFA2    /* Time Constant Register A    */
#define    TCORB    *(volatile unsigned char *)0xFFA3    /* Time Constant Register B    */
#define    TCNTV    *(volatile unsigned char *)0xFFA4    /* Timer Counter V    */
#define    TCRV1_BIT    (*(struct BIT *)0xFFA5)    /* Timer Control Register V1    */
#define    TVEG1    TCRV1_BIT.b4    /* TRGV Input Edge Select 1    */

```

```

#define      TVEG0      TCRV1_BIT.b3          /* TRGV Input Edge Select 0      */
#define      TRGE      TCRV1_BIT.b2          /* TRGV Input Enable            */
#define      ICKS0      TCRV1_BIT.b0          /* Internal Clock Select 0      */

#pragma      interrupt      (tvint)

/*****
/*      Function Definition      */
*****/

extern      void      INIT ( void );          /* SP Set                        */
void      main      ( void );
void      tvint      ( void );

/*****
/*      RAM define      */
*****/

unsigned char      USRF;                      /* User Flag Area                */

#define      USRF_BIT      (*(struct BIT *)&USRF)
#define      CNTF      USRF_BIT.b0          /* Counter Flag                  */

/*****
/*      Vector Address      */
*****/

#pragma      section      V1                  /* VECTOR SECTOIN SET          */
void (*const VEC_TBL1[])(void) = {
/* 0x00 - 0x0f */
    INIT                      /* 00 Reset                    */
};

#pragma      section      V2                  /* VECTOR SECTOIN SET          */
void (*const VEC_TBL2[])(void) = {
    tvint                      /* 2C Timer V Interrupt        */
};

#pragma      section                          /* P                            */

```

```

/*****
/*   Main Program                               */
/*****
void main ( void )
{
    set_imask_ccr(1);                          /* Interrupt Disable          */

    TCRV0 = 0x0B;                              /* Initialize Compare Match Function */
    TCSR0 = 0x16;                              /* Initialize TMOV Pin Output Level */
    ICKS0 = 1;                                 /* Initialize TCNT Input Clock Period */

    TCORA = 0xFF;                              /* Initialize Compare Match A Value */
    TCORB = 0x80;                              /* Initialize Compare Match B Value */

    CMFA = 0;                                  /* Clear Compare Match Flag A      */
    CMIEA = 1;                                 /* Compare Match A Interrupt Enable */

    TCNTV = 0;                                 /* Initialize TCNTV              */

    CNTF = 0;                                  /* Clear CNTF to 0              */

    set_imask_ccr(0);                          /* Interrupt Enable           */

    while(1)  {
        ;
    }
}

```

```

/*****
/*   Timer V Interrupt                               */
/*****

void tvint ( void )
{

    CMFA = 0;                                       /* Clear CMFA to 0          */

    if ( CNTF == 1){                               /* CNTF = 1 ?              */
        TCORB -= 0x10;                             /* Decrement High Width    */
        if ( TCORB == 0x10 ){                      /* High Width = H'10 ?    */
            CNTF = 0;                               /* Clear CNTF to 0        */
        }
    }
    else{
        TCORB += 0x10;                             /* Increment High Width    */
        if ( TCORB == 0xF0 ){                      /* High Width = H'F0 ?    */
            CNTF = 1;                               /* Set CNTF at 1          */
        }
    }
}

```

Link Address Setting:

Section Name	Address
CV1	H'0000
CV2	H'002C
P	H'0100
B	H'FB80

