Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

APPLICATION NOTE



μPD750008 SUBSERIES

4-BIT SINGLE-CHIP MICROCONTROLLER

μPD750004 μPD750006 μPD750008 μPD75P0016 The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

INTRODUCTION

Intended Readers

This application note is intended for engineers who understand the functions of μ PD750008

subseries and who design an application system using any of these microcontrollers.

The μ PD750008 subseries is a generic name that stands for the μ PD750004, 750006, 750008,

and 75P0016.

Purpose

The main purpose of this manual is to help you understand the μ PD750008 subseries hardware

functions.

How to Read

This application note is prepared on the assumption that its readers have general knowledge

regarding electricity, logic circuitry, and microcontroller.

The examples in this application note refer only to the μ PD750008, if there are no differences from a functional standpoint with the other microcontrollers, $\mu PD750008$ can be read as

 μ PD750004, μ PD750006 or μ PD75P0016 where appropriate.

Legend

Data significance

: Left-hand digits are higher and right-hand digits are lower

Active low

: $\overline{\times}$ (a bar over pin or signal name)

Note

: A point to be noted

Caution

: Information requiring your attention

Remark

Supplementary information

Number representation : Binaryxxx or xxxxB -

Hexadecimal ··················×××H

Related Documents

Documents related to devices

Document Product	Brochure	Data Sheet	User's Manual	Instruction Apllication Table	Application Note
μPD750004		IC-3647	IEU-1421		U10452E
μPD750006					(this manual)
μPD750008					
μPD75P0016		U10328E			

[MEMO]

CONTENTS

CHAPTE	ER 1 GENERAL DESCRIPTION	1
1.1	Differences between μ PD75008 and μ PD750008	1
1.2	Switching between Mk I Mode and Mk II Mode	4
	1.2.1 Using Mk I mode and Mk II mode	4
	1.2.2 Using register bank	6
1.3	Explanation of Application Programs	11
CHAPTE	ER 2 SYSTEM CLOCK SELECTION FUNCTION APPLICATIONS	13
2.1	PCC Selection after RESET	15
2.2	System Clock Selection when Commercial Power Line Failure is Detected	17
	2.2.1 Power-off processing	18
	2.2.2 Power-on processing	18
	2.2.3 Power-on/off processing application	19
CHAPTE	ER 3 BASIC INTERVAL TIMER APPLICATIONS	23
3.1	Reference Time Generation	23
3.2	Watchdog Timer Application	25
3.3	Remote Control Reception Application	
CHAPTI	ER 4 TIMER/EVENT COUNTER APPLICATIONS	43
4.1	Interval Timer Setting	43
4.2	Example of Output to PTO Pin	
7.6	4.2.1 Melody output	
	4.2.2 Divided event pulse output	
4.3	One-shot Pulse Output	
CHAPTI	ER 5 CLOCK TIMER APPLICATIONS	65
5.1	Clock Program	65
CHAPTI	ER 6 CLOCK OUTPUT CIRCUIT APPLICATION	71
6.1	PCL Clock Output	71
CHAPTI	ER 7 BIT SEQUENTIAL BUFFER APPLICATIONS	73
71	High-Speed Serial Data Transfer	74

CHAPTE	R 8 SERIAL INTERFACE APPLICATIONS	87
8.1	SBI Mode Application	87
CHAPTE	R 9 KEY INPUT SUBROUTINE	99
CHAPTEI	R 10 SUBROUTINES	107
10.1	Data Transfer	107
10.2	Data Comparison	108
10.3	Decimal Addition	109
10.4	Decimal Subtraction	110
10.5	Binary/Decimal Conversion	112
10.6	8-bit Multiplication	115
10.7	16-bit Multiplication	117
10.8	Binary Division (16-bit ÷ 8-bit)	119
10.9	Binary Division (16-bit ÷ 16-bit)	122
	R 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM	125
	R 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM	
CHAPTE	R 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM	125
11.1 11.2	Program Outline	125 127
CHAPTE	Program Outline	125 127 128
11.1 11.2 11.3	Program Outline	125 127 128 130
11.1 11.2 11.3 11.4	Program Outline	125 127 128 130 131
11.1 11.2 11.3 11.4	Program Outline	125 127 128 130 131 131 132
11.1 11.2 11.3 11.4	Program Outline	125 127 128 130 131 131 132 133
11.1 11.2 11.3 11.4	Program Outline	125 127 128 130 131 132 133 134
11.1 11.2 11.3 11.4	Program Outline	125 127 128 130 131 132 133 134 134
11.1 11.2 11.3 11.4 11.5	Program Outline System Configuration Port Assignment State Transition Table Explanation of Function by Key 11.5.1 MODE key 11.5.2 UP/DOWN key 11.5.3 Musical scale keys 11.5.4 END key 11.5.5 Other keys Explanation of Display 11.6.1 LED display	125 127 128 130 131 132 133 134 134 135 135
11.1 11.2 11.3 11.4 11.5	Program Outline System Configuration Port Assignment State Transition Table Explanation of Function by Key 11.5.1 MODE key 11.5.2 UP/DOWN key 11.5.3 Musical scale keys 11.5.4 END key 11.5.5 Other keys Explanation of Display 11.6.1 LED display 11.6.2 LCD display	125 127 128 130 131 132 133 134 134 135 135
11.1 11.2 11.3 11.4 11.5	Program Outline System Configuration Port Assignment State Transition Table Explanation of Function by Key 11.5.1 MODE key 11.5.2 UP/DOWN key 11.5.3 Musical scale keys 11.5.4 END key 11.5.5 Other keys Explanation of Display 11.6.1 LED display	125 127 128 130 131 132 133 134 134 135 135 137

LIST OF FIGURES (1/2)

No.	Title	Page
1-1	Format of Stack Bank Selection Register	5
1-2	Example of Use of Different Register Banks	7
1-3	Configuration of General Registers (In Case of 4-Bit Processing)	9
1-4	Configuration of General Registers (In Case of 8-Bit Processing)	10
2-1	Processor Clock Control Register Format	
2-2	System Clock Control Register Format	14
2-3	Power Supply Voltage (VDD) v.s. Minimum Instruction Execution Time (tcr)	14
2-4	CPU Clock Selection after RESET	16
2-5	System Clock Selection when Commercial Power Supply is Turned ON/OFF	17
2-6	Algorithm of INT4 Interrupt Servicing	17
3-1	Basic Interval Timer Mode Register Format	23
3-2	Format of Watchdog Timer Enable Flag	25
3-3	Typical Remote Control Receiver Circuit Example	27
3-4	Remote Control Transmitter IC Output Signal	28
3-5	Receiver Preamplifier Output Waveform	29
4-1	PTO Pin Using Example	46
4-2	Conceptual Chart of Output Signal from Pin P20/PTO0	47
4-3	Data Format	
4-4	Divided Event Pulse Output	57
4-5	One-shot Pulse Output	59
4-6	One-shot Pulse Output Timing (1)	59
4-7	One-shot Pulse Output Timing (2)	60
4-8	One-shot Pulse Output Timing (3)	60
4-9	RAM Area Layout Used in This Program	61
6-1	Clock Output Mode Register Format	71
6-2	Wave Form of Clock Output	72
7-1	Bit Sequential Buffer Indirect Addressing	73
7-2	Configuration of Multi-Processor System (High-Speed Serial Data Transfer)	74
7-3	RAM layout this program	76
8-1	Typical Configuration of Serial Bus Interface	87

LIST OF FIGURES (2/2)

No.	Title	Page
8-2	Address, Command, and Data Format	88
8-3	Error Check using the Acknowledge Signal	89
9-1	Key Matrix Configuration	99
11-1	System Configuration	127

LIST OF TABLES

No.	Title	Page
1-1	Differences between μPD750008 Subseries Products	. 1
1-2	Differences between μPD75008 and μPD750008	. 2
1-3	Differences between Mk I Mode and Mk II Mode	. 4
1-4	RBE and RBS, and Register Banks Selected	. 6
1-5	Example of Use of Different Register Banks for Normal Routines and Interrupt Routines	. 6
4-1	Resolution and Maximum Timer Value (fx = 4.194304 MHz)	. 44
4-2	Values to be Set in Modulo Register for Each Musical Scale, and Error between Frequency	. 47
4-3	Produced and Each Musical Scale Frequency	. 47
4-4	Relationship between Tone Length Data and Musical Scale Output	. 49
11-1	μPD750008 Port Assignment	. 128
11-2	State Transition Table	. 130

[MEMO]

CHAPTER 1 GENERAL DESCRIPTION

The μ PD750008 subseries comprises 75XL series 4-bit single-chip microcontrollers, successors of the 75X series products, boasting a comprehensive product line-up.

The differences among the μ PD750008 subseries products are shown in Table 1-1.

Table 1-1. Differences between μPD750008 Subseries Products

Product Name	Program Memory (ROM)	ROM Configuration	Program Counter
μPD750004	4096 bytes	Mask ROM	12 bits
μPD750006	6144 bytes		13 bits
μPD750008	8192 bytes		
μPD75P0016	16384 bytes	One-time PROM	14 bits

1.1 Differences between μ PD75008 and μ PD750008

The μ PD750008 inherits the functions and instructions of the previous μ PD75008 (75X series), which facilitates replacement between the old and new products.

Table 1-2 shows the differences between the μ PD75008 and μ PD750008.

Table 1-2. Differences between μ PD75008 and μ PD750008 (1/2)

Item		μPD75008	μPD750008	
Program memory		0000H - 1F7FH 8064 × 8 bits	0000H - 1FFFH 8192 × 8 bits	
Data memory		000H to 1FFH (512 × 4 bits)		
CPU		75X Standard	75XL	
Oscillation stabilization wait time		Fixed at 31.3 ms	2 ¹⁵ /f _x , 2 ¹⁷ /f _x Note (selectable by mask option)	
Instruc- tion execu- tion	When main system clock is selected	0.95, 1.91, 15.3 μs (4.19 MHz operation only)	 0.95, 1.91, 3.81, 15.3 μs (in 4.19 MHz operation) 0.67, 1.33, 2.67, 10.7 μs (in 6.0 MHz operation) 	
time	When subsystem clock is selected	122 μs (in 32.768 kHz operation)		
Stack	SBS register	No	Yes SBS.3 = 1: Mk I mode selected SBS.3 = 0: Mk II mode selected	
	Stack area	000H - 0FFH	n00H - nFFH (n = 0, 1)	
	Stack operation of subroutine call instruction	2-byte stack	In Mk I mode: 2-byte stack In Mk II mode: 3-byte stack	
Instruc- tion	BRA laddr1 operation CALLA laddr1 operation	Unusable	In Mk I mode: Unusable In Mk II mode: Usable	
	MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Usable	
	CALL laddr	3 machine cycles	In Mk I mode: 3 machine cycles In Mk II mode: 4 machine cycles	
	CALLF !faddr	2 machine cycles	In Mk I mode: 2 machine cycles In Mk II mode: 3 machine cycles	
Timer		3 channels Basic interval timer Timer/event counter Watch timer	4 channels Basic interval timer/watchdog timer Timer/event counter Timer counter Watch timer	
Clock output (PCL)		• Ф, 524, 262, 65.5 kHz (in 4.19 MHz operation)	 Ф, 524, 262, 65.5 kHz (in 4.19 MHz operation) Ф, 750, 375, 93.7 kHz (in 6.0 MHz operation) 	

Note 2¹⁵/fx: 5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz 2¹⁷/fx: 21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz

Table 1-2. Differences between $\mu PD75008$ and $\mu PD750008$ (2/2)

ltem		μPD75008	μPD750008	
Buzzer output (BUZ)		2 kHz	 2.4, 32 kHz (in 4.19 MHz operation) 2.86, 5.72, 45.8 kHz (in 6.0 MHz operation) 	
Serial interface		Compatible with 3 types of mode • 3-wire serial I/O mode ··· MSB first/LSB first can be switched. • 2-wire serial I/O mode • SBI mode		
SOS Feedback resistor cut flag register (SÖS.0)		Feedback resistor can be incorporated using mask option.	Incorporated	
	Sub-oscillator current cut flag (SOS.1)	No		
Register	bank selection register (RBS)	No	Yes	
Standby	release by INT0	Not possible	Possible	
Vectored	d interrupt	External: 3 Internal: 3	External: 3 Internal: 4	
Process	or clock control register (PCC)	PCC = 0, 2, 3 can be used.	PCC = 0 to 3 can be used.	
Supply voltage		V _{DD} = 2.7 to 6.0 V V _{DD} = 2.2 to 5.5 V		
Package		42-pin plastic shrink DIP (600 mil) 44-pin plastic QFP (10 × 10 mm)		

1.2 Switching between Mk I Mode and Mk II Mode

1.2.1 Using Mk I mode and Mk II mode

The CPU of the μ PD750008 subseries has two modes, Mk I mode and Mk II mode, and can select either of the two. The mode can be switched by bit 3 of the stack bank selection register (SBS).

Table 1-3 shows the differences between Mk I mode and Mk II mode, and Figure 1-1 shows the format of the stack bank selection register.

- Mk I mode: Has upward compatibility with the μPD75008 subseries.
 Can be used with a 75XL CPU which has a ROM capacity of up to 16K bytes.
- Mk II mode: Does not have upward compatibility with the μPD75008 subseries.
 Can be used with all 75XL CPUs including products which have ROM capacity of 16K bytes or more.

Table 1-3. Differences between Mk I Mode and Mk II Mode

	Mk I Mode	Mk II Mode
Number of stack bytes of subroutine instruction	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Undefined operation	Normal operation
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

Remark The Mk II mode is used to maintain software compatibility with those 75X series or 75XL series which have a program memory of 24K bytes or more.

Therefore, when ROM efficiency or speed needs to be given priority, use the Mk I mode.

The stack bank selection register is set by a 4-bit memory manipulation instruction.

When the Mk I mode is used, be sure to initialize the stack bank selection register to 10xxB^{Note}. When the Mk II mode is used, be sure to initialize it to 00xxB^{Note}.




Figure 1-1. Format of Stack Bank Selection Register

Note Set a desired value in "xx."

Caution SBS.3 becomes "1" after the generation of a RESET signal, and therefore the CPU operates in Mk I mode. When using an instruction in Mk II mode, set SBS.3 to "0" and set Mk II mode before using the instruction.

1.2.2 Using register bank

The μ PD750008 subseries incorporates 4 register banks, with each bank consisting of 8 general registers X, A, B, C, D, E, H and L. This general register area is mapped at addresses 00H to 1FH of memory bank 0 of the data memory (refer to **Figure 1-3**). A register bank enable flag (RBE) and register bank selection register (RBS) are incorporated in order to specify these general register banks. The RBS register is used to select the register banks and the RBE flag is used to determine whether the register bank selected by RBS should be enabled or disabled. The register banks (RB) enabled in execution of an instruction are as follows.

RB = RBE-RBS

RBS RBE Register Bank 3 2 1 0 0 0 0 Fixed at bank 0 × × 1 0 0 0 Bank 0 selected 0 0 Bank 1 selected 1 1 0 Bank 2 selected 1 1 Bank 3 selected

Fixed at 0

Table 1-4. RBE and RBS, and Register Banks Selected

Remark x: don't care

RBE is automatically saved/restored during subroutine processing and so it can freely be set during subroutine processing. Moreover, when an interrupt is serviced, RBE can automatically be saved/restored, and RBE can be set during interrupt servicing by setting an interrupt vector table concurrently with the start of interrupt servicing.


Therefore, as shown in Table 1-5, it is possible to speed up interrupt servicing by using different register banks for normal processing and interrupt servicing so that no save/restore of a general register is required in a simple interrupt, and only RBS save/restore is required in double interrupts.

Table 1-5. Example of Use of Different Register Banks for Normal Routines and Interrupt Routines

Normal Processing	Set RBE = 1 and use register banks 2 and 3.	
Simple interrupt servicing	Set RBE = 0 and use register bank 0.	
Double interrupt servicing	Set RBE = 1 and use register bank 1. (In this case, RBS save/restore is required.)	
Triple or superior interrupt servicing	Save register by PUSH and POP.	

Figure 1-2. Example of Use of Different Register Banks

(Main program)



When RBS is changed by subroutine processing or interrupt servicing, it should be saved/restored by a PUSH/POP instruction.

RBE is set by the SET1/CLR1 instruction. RBS is set by the SEL instruction.

The general register area incorporated in the μ PD750008 can be used not only as a 4-bit register but also as an 8-bit register by a register pair, enabling programming centered on general registers to be performed by transfer, operation, compare, increment/decrement instructions comparable to those of an 8-bit microcontroller.

(1) Using the general register area as a 4-bit register

When using the general register area as a 4-bit register, a total of eight general registers, X, A, B, C, D, E, H and L of the register banks specified by RB = RBE-RBS can be used as shown in Figure 1-3. Of these, the A register plays a central role as a 4-bit accumulator in transfer, operation and comparison of 4-bit data. The other general registers can perform accumulator transfer, comparison and increment/decrement.

(2) Using the general register area as an 8-bit register

When using the general register area as an 8-bit register, a total of eight 8-bit registers can be used as shown in Figure 1-4 by designating register pairs of the register banks specified by RB = RBE-RBS as XA, BC, DE and HL, and register pairs of the register banks whose bank (RB) bit 0 is inverted as XA', BC', DE' and HL'. Of these, the XA register pair plays a central role in transfer, operation, comparison, etc. of 8-bit data as an 8-bit accumulator. The other register pairs can perform accumulator transfer, operation, comparison and increment/ decrement. Furthermore, the HL register pair functions mainly as a data pointer. The register pairs DE and DL also function as auxiliary data pointers.

```
Examples 1. INCS
                         _{\mathrm{HL}}
                                        ; HL←HL + 1, skips with HL = 00H
                                        ; XA 		XA + BC, skips with a carry
             ADDS
                         XA, BC
                                        ; DE'←DE' - XA - CY
             SUBC
                         DE', XA
                                        ; XA←XA'
             VOM
                         XA, XA'
             MOVT
                         XA, @PCDE
                                        ; XA←(PC<sub>12-8</sub> + DE) ROM, table reference
                                        ; Skips if XA = BC.
             SKE
                         XA, BC
```

2. Perform a test to determine whether the value of the count register (T0) of timer/event counter0 is greater than the value of the BC' register pair and wait until it becomes greater.

```
CLR1 MBE ;
NO: MOV XA, TO ; Reading of count register
SUBS XA, BC'; XA ≥ BC?
BR YES ; YES
BR NO ; NO
```

Figure 1-3. Configuration of General Registers (In Case of 4-Bit Processing)

х	01H	А	00Н	
н	03H	L	02H	Register bank 0
D	05H	E	04H	(RBE·RBS = 0)
В	07H	С	06H	
×	09H	Α	08H	
н	0ВН	L	0AH	Register bank 1
D	ODH	E	0CH	(RBE-RBS = 1)
В	0FH	С	0EH	
х	11H	A	10H	
Н	13H	L	12H	Register bank 2
Đ	15H	E	14H	(RBE-RBS = 2)
В	17H	С	16H	
х	19H	Α	18H	
Н	1BH	L	1AH	Register bank 3
D	1DH	E	1CH	(RBE-RBS = 3)
В	1FH	С	1EH	

Figure 1-4. Configuration of General Registers (In Case of 8-Bit Processing)

XA

XA

				T T
XA	00Н		XA' 00H	
HL	02H		HL' 02H	
DE	04H		DE'	
ВС	06H	Nu	BC'	Mar. 555 550 4
ΧA'	08H	When RBE RBS = 0	XA 08H	When RBE·RBS = 1
HL'	0AH		HL 0AH	
DE'	0CH		DE OCH	
BC'	0EH		BC 0EH	
				
XA	10H	•	XA' 10H	
HL	12H		HL' 12H	
DE	14H		DE' 14H	
BC	16H	When RBE-RBS = 2	BC ¹	When RBE-RBS = 3
XA'	18H		XA 18H	When uprings = 3
HL'	1AH		HL 1AH	
DE'	1CH		DE 1CH	
BC'	1EH		BC 1EH	

1.3 Explanation of Application Programs

In the chapters of this Application Note, application programs are described on packaged for each function. Therefore, if an application program is combined with a user program (main program) using a linker, it can also function as part of a system program.

Furthermore, in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM some of the application programs explained in CHAPTER 10 are used to create a system program.

When using each package, follow the explanation of the program corresponding to the package. A brief description of the items used in the program explanations is given below.

<Public declaration symbol> : Indicates the subroutine used in the package.

If this symbol is externally referenced/declared, referencing is

possible within the package.

Externally referenced/declared symbol>: Indicates the area of data memory used in the package.

If this symbol is defined and publicly declared, it can be used within

the package.

<Register used> : Indicates the register used in the package.

<RAM used> : Indicates the area of data memory used in the package.

<Nesting> : Indicates the nesting level enabled in the package.

Figures in parentheses denote the maximum value of the stack

used.

<Hardware used> : Indicates the hardware used in the package. **<Interrupt>** : Indicates the interrupt used in the package.

<Initialization> : Indicates initialization required to operate the package.

However, SCC = 0 and PCC = 3 are set in each package unless

specified otherwise.

<Start-up method> : Indicates the procedure necessary to operate the package.

Each package operates in Mk II mode. The register banks can be switched by the following interrupts.

RBE = 0, RBS = 0: Main routine

RBE = 1, RBS = 1: INTO interrupt (reception of remote control)

RBE = 1, RBS = 2: Basic interval timer

RBE = 1, RBS = 3: SBI

An example of program description is shown below.

```
MBE = 0, RBE = 0, INIT
                             ; RESET
    VENT0
         MBE = 0, RBE = 1, INTBT
                             ; INTBT/INT4
    VENT1
         MBE = 0, RBE = 1, INT0
                             ; INT0
    VENT2
    VENT4
         MBE = 0, RBE = 1, SBI
                             ; SBI
Initial setting
INIT:
                             ; Disables all interrupts.
    DI
                             ; MBE ← 0
    CLR1
         MBE
    MOV
         XA, #00H
                             ; Stack pointer ← 00H
         SP, XA
    MOV
                             ; Memory bank ← 0, Mk II mode selected
         SBS,A
    MOV
Remote control processing
INT0:
    DΙ
    PUSH
         BS
                             ; Register bank ← 1
         RB1
    SEL
INTBT:
                 (
                             ; Register bank ← 2
    SEL
         RB2
SBI processing
SBI;
                             ; Register bank ← 3
    SEL
         RB3
```

CHAPTER 2 SYSTEM CLOCK SELECTION FUNCTION APPLICATIONS

For the μ PD750008, the CPU clock and system clock can be switched by modifying the processor clock control register (PCC) and system clock control register (SCC). Figures 2-1 and 2-2 show the formats of PCC and SCC, respectively.

Address Symbol FB3H PCC2 PCC1 PCC0 PCC3 **PCC** CPU clock selection bit (where fx = 6.0 MHz) SCC3, SCC0 = 00 SCC3, SCC0 = 01 or 11 () indicates fx = 6.0 MHz() indicates fxT = 32.768 kHz CPU clock One machine CPU clock One machine frequency cycle frequency cycle 0 0 $\Phi = fx/64 (93.7 \text{ kHz})$ $\Phi = fxT/4 (8.192 \text{ kHz})$ $10.7 \,\mu s$ 122 µs 0 1 $\Phi = fx/16 (375 \text{ kHz})$ $2.67 \,\mu s$ 1 0 $\Phi = fx/8 (750 \text{ kHz})$ $1.33 \, \mu s$ $\Phi = fx/4 (1.5 MHz)$ $0.67 \, \mu s$ (where fx = 4.19 MHz) SCC3, SCC0 = 01 or 11 SCC3, SCC0 = 00() indicates fxt = 32.768 kHz () indicates fx = 4.19 MHz CPU clock One machine CPU clock One machine frequency cycle frequency cycle 0 $\Phi = fx/64 (65.5 \text{ kHz})$ $\Phi = fx\tau/4 (8.192 \text{ kHz})$ $15.3 \,\mu s$ 122 us 0 1 $\Phi = fx/16 (261.8 \text{ kHz})$ $3.82 \,\mu s$ $\Phi = fx/8 (524 \text{ kHz})$ 1 0 $1.91 \,\mu s$ $\Phi = fx/4 (1.05 \text{ MHz})$ $0.95 \,\mu s$ Remarks 1. fx: Main system clock oscillator output frequency 2. fxr. Subsystem clock oscillator output frequency CPU operation mode control bit 0 Normal operation mode 0 1 HALT mode STOP mode 1 0 1 Setting prohibited

Figure 2-1. Processor Clock Control Register Format

Figure 2-2. System Clock Control Register Format





Figure 2-3 shows the minimum instruction execution time (tcv) v.s. power supply voltage (VDD).

Figure 2-3. Power Supply Voltage (VDD) v.s. Minimum Instruction Execution Time (tcv)



2.1 PCC Selection after RESET

When a RESET signal is generated, the lowest speed mode of the main system clock is selected as the CPU clock. Therefore, for high-speed operation, the CPU clock must be set to the highest speed mode by modifying the PCC. However, the Vpp pin voltage must reach a voltage at which the CPU can operate at the highest speed before the PCC is modified (refer to Figure 2-3). For a system which uses a subsystem clock, the oscillation of the subsystem clock must be confirmed in advance.

In the following program examples, the system waits until the V_{00} pin voltage rises and checks the subsystem clock oscillation using the clock timer; the CPU clock is then set to the highest speed mode (fx = 4.19 MHz, fxr = 32.768 kHz). Figure 2-4 shows the timing of this operation.

· Program example

(1) Wait until Vpp rises

	EXTRN	BIT(SSCOKF)	; Subsystem clock oscillation check flag (Initial value = 0)
	VENT0	MBE=0, RBE=0, START	
;;;;;;;	;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	
START	CSEG	INBLOCK	; Specifies allocation in 4K-byte blocks of program memory
	VOM	XA,#00000110B	; Clock timer advance mode
	VOM	WM, XA	; (operates on the main system clock)
INILOP1	:		
	SKTCLR	IRQW	; 3.9 ms wait ^{Note}
	BR	INILOP1	
	MOV	A, #0010B	; Drive current small
	MOV	SOS,A	
	MOV	XA,#00000110B	; Operates on the clock timer subsystem clock
	MOV	WM, XA	
	MOV	A,#0011B	; Sets the CPU clock to the highest speed mode
	MOV	PCC, A	; Initialization processing follows


Note This time depends on the hardware. Set the time relevant to each system.

(2) Subsystem clock oscillation check subroutine (called by user processing)

SSCCHK	CSEG	INBLOCK	
	SKF	SSCOKF	; If the subsystem clock oscillation has already been checked, nothing is performed.
	RET		
	SKTCLR	IRQW	; Subsystem clock oscillation
	RET		
	MOV	XA,#00000100B	; Clock timer normal operation mode
	MOV	WM,XA	
	SET1	SSCOKF	; Subsystem clock oscillation check flag
	RET		
		END	

It takes approximately 1 second to stabilize the oscillation of the subsystem clock. Therefore, no wait (until the clock oscillation stabilizes) is executed in the initialization processing, and processing is performed in the main routine to check the subsystem clock oscillation. Then a flag is set to inform the other systems that subsystem clock oscillation has been initiated.

Figure 2-4. CPU Clock Selection after RESET



Notes 1. Can be selected by mask option. $(2^{15}/fx = 7.81 \text{ ms}, 2^{17}/fx = 31.3 \text{ ms} \text{ at } 4.19 \text{ MHz operation}).$

2. This time depends on the hardware. Set the time relevant to each system.

2.2 System Clock Selection when Commercial Power Line Failure is Detected

When the subsystem clock (32.768 kHz) is selected by the SCC, the μ PD750008 can operate at very low power dissipation. Therefore, if a back-up power system such as a NiCd battery or super capacitor is provided on the system, clock count operation, etc, can be maintained at very low power dissipation in the event of power failure.

In the following program example, an interruption is detected in the commercial power line by external interrupt INT4, and the system clock is switched so as to operate at very low power.

The following describes the system clock selection procedure using Figures 2-5 and 2-6.

Figure 2-5. System Clock Selection when Commercial Power Supply is Turned ON/OFF





Figure 2-6. Algorithm of INT4 Interrupt Servicing



2.2.1 Power-off processing

The Port0.0 is checked in INT4 interrupt servicing, and if the level is LOW, it is determined that the commercial power supply is off. Power-off processing is then initiated.

The following describes the power-off processing procedure.

- <1> Set 0011B to PCC.
- Set bit 0 of SCC to select the subsystem clock as the system clock.
 All peripheral hardware except the clock timer and basic interval timer (which cannot be stopped) must be stopped before changing the system clock.
- <3> Set the input/output pins in a manner so that the power dissipation is minimized (See note).
- <4> More than 32 machine cycles after bit 0 of SCC is set, set bit 3 of SCC to stop the main system clock oscillation.

Caution Handling pins during power-off

When commercial power supply is turned off, normally, the power of the peripheral circuits is also turned off. Therefore, the following procedure is required using the connected peripheral circuits.

- 1. When a peripheral circuit connected to a pin becomes high impedance
 - For the pin for which input/output can be selected, set to the output mode and output
 a low level.
 - · For the input pin, pull down or pull up in advance.
- 2. When the peripheral circuit connected to a pin does not become high impedance
 - Output a level which creates no current.
 - If the input pin is stable at high or low level, no special procedure is required.

Perform the necessary procedures depending on the condition of each peripheral circuit.

2.2.2 Power-on processing

The Port0.0 is checked in INT4 interrupt servicing, and if the level is HIGH, it is determined that the commercial power supply is on. Power-on processing is then initiated. The following describes the power-on processing procedure.

- <1> Wait until the Vop pin voltage rises at the level that can be operated at highest speed.
- Clear bit 3 of SCC to initiate the main system clock oscillation.
- <3> Wait for a time period necessary for the main system clock to stabilize oscillation, then clear bit 0 of SCC to switch to the system clock.

2.2.3 Power-on/off processing application

An example of a program using power-on/off processing is shown below.

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

(1) Program description

<External reference declaration symbol>

SSCOKF: Subsystem clock oscillation check flag

INTD0 to 5: Interrupt-related initialize data

INDBTM: BTM initialization data
INTMO: TMO initialization data
INCSIM: CSIM initialization data
INWM: WM initialization data

WATCH : Clock count processing entry label

<Registers used>

XA, HL

<Nesting>

4 levels (20 words)

<Initial setting>

INT4 interrupt enable

<Start-up procedure>

(a) Power on/off

When started up by the INT4 interrupt, one of the following processes is performed depending on the status of Port0.0.

(i) When Port0.0 is high (power-on processing):

The main system clock is selected as the system clock and each peripheral device is started up.

(ii) When Port0.0 is low (power-off processing):

- If the subsystem clock is oscillating (SSCOKF:1), the peripheral devices (except for the clock timer and basic interval timer) are stopped. The subsystem clock is then selected as the system clock and the main system clock is stopped.
- If the subsystem clock is stopped (SSCOKF:0), the peripheral devices (except for the clock times and basic interval timer) are stopped.

(b) Clock count check subroutine

When TIMCNT is called, the clock count processing routine (a user program) is called if the subsystem clock is oscillating. If the subsystem clock is not oscillating, the clock count processing routine is not called and processing returns to the point from where TIMCNT was called.

If the power is off (Port0.0 is low), the following processes are repeated until the power is turned on (Port0.0 is high):

- (i) HALT mode setting
- (ii) Recovery by IRQW
- (iii) Clock count processing routine call

(2) Program example

```
<INT4 interrupt servicing>
           VENT1
                      MBE=0, RBE=0, INT4
           EXTRN
                      NUMBER(INTD0,INTD1,INTD2,INTD3,INTD4,INTD5)
           EXTRN
                      NUMBER (INDBTM, INTMO, INCSIM, INWM)
           EXTRN
                      BIT(SSCOKF)
                      CODE (WATCH)
           EXTRN
AN12DT1
           DSEG
                      0
                                AT 0
ROA:
           DS
                      1H
                                           ; A register
AN12DT
           DSEG
                      0
                                AT ODOH
PTSVA:
           DS
                      4
INT4
           CSEG
                      INBLOCK
           PUSH
                      BS
           PUSH
                      XA
           PUSH
                      HL
           SEL
                       MB15
           SKT
                       PORTO.0
                                          ; Port0.0 check
           BR
                       POWOFF
           CLR1
                       SCC.3
                                          ; Power-ON processing
           MOV
                       XA, #56
:TIAWNO
           DECS
                                          ; Wait until system clock oscillation stabilizes
                      Α
           BR
                      ONWAIT
           DECS
                      Χ
           BR
                      ONWAIT
           CLR1
                      SCC.0
                                          ; System clock selection
           CALLF
                      ! HRDSET
                                          ; Hardware restart subroutine
           BR
                      REINT4
POWOFF:
           SKT
                      SSCOKE
                                          ; Subsystem clock oscillation check
           BR
                      $HSTPRO
           MOV
                      A,#0011B
           MOV
                      PCC, A
           SET1
                      SCC.0
                                          ; System clock selection
HSTPRO:
           MOV
                      XA,#0
                                          ; Hardware stop processing
           MOV
                      TM0,XA
           MOV
                      CSIM, XA
           MOV
                      A,#0101B
           SKF
                      SSCOKF
           MOV
                      WM, XA
           VOM
                      A,#8
                                          ; Disables interrupts other than INT4
           VOM
                      0B8H,A
           SET1
                      MBE
           MOV
                      HL,#0BCH
           VOM
                      A,#0
DILOP:
           VOM
                      @HL,A
           INCS
                      L
           BR
                      DILOP
           CLR1
                      \mathtt{MBE}
           EI
                      IEW
```

```
; <Subroutine Input/output port processing>
                      SSCOKF
           SKF
           SET1
                      SCC.3
                                          ; Main system clock stop
REINT4:
           POP
                      HL
           POP
                      XA
           POP
                      BS
           RETI
        ; <Subroutine hardware restarts>
HRDSET
           CSEG
                      SENT
                                          ; Hardware restart
           MOV
                      A, #INDBTM
           MOV
                      BTM, A
           MOV
                      XA,#INTMO
           MOV
                      TMO, XA
                      XA, #INCSIM
           VOM
           VOM
                      CSIM, XA
                      XA, #INWM
           MOV
                      WM,XA
           MOV
           PORT RECOVER PROCESS
                                          ; Interrupt enable
                       A, #INTDO
           MOV
           MOV
                       0B8H, A
           MOV
                       A, #INTD1
                       ROA.1
           SKT
           DI
                       IEW
                       A, #INTD2
           VOM
                       OBCH, A
           MOV
                       A, #INTD3
           MOV
                       OBDH, A
           MOV
           VOM
                       A, #INTD4
                       OBEH, A
           MOV
           MOV
                       A, #INTD5
           MOV
                       OBFH, A
           RET
         ; <Subroutine clock count check>
           CSEG
                       INBLOCK
TIMCNT
                                          ; Clock count is not performed during subsystem clock
           SKF
                       SSCOKF
                                            check
           CALL
                       !WATCH
                                          ; Power down check
           SKF
                       PORT0.0
           RET
           HALT
                                          ; Sets standby mode
           NOP
```

BR

TIMCNT

CHAPTER 3 BASIC INTERVAL TIMER APPLICATIONS

3.1 Reference Time Generation

The μ PD750008 has an 8-bit basic interval timer (BT). Four different intervals can be selected. The basic interval timer interrupt request flag (IRQBT) is set with this interval time.

The basic interval timer is controlled by the basic interval timer mode register (BTM). Figure. 3-1 shows the format of this register.

Address 3 2 Symbol F85H ВТМ3 BTM2 BTM1 BTM0 **BTM** (fx = 6.00 MHz)Interrupt interval time Input clock specification (Wait time when releasing the standby mode) 0 fx/212 (1.46 kHz) 220/fx (175 ms) 0 0 fx/29 (11.7 kHz) 0 1 1 217/fx (21.8 ms) 1 0 1 fx/27 (46.9 kHz) 215/fx (5.46 ms) 1 fx/25 (188 kHz) 213/fx (1.37 ms) 1 1 Setting prohibited Other than above (fx = 4.19 MHz)Interrupt interval time Input clock specification (Wait time when releasing the standby mode) 0 0 0 fx/212 (1.02 kHz) 2²⁰/fx (250 ms) 0 1 1 fx/29 (8.18 kHz) 217/fx (31.3 ms) fx/27 (32.768 kHz) 1 0 215/fx (7.81 ms) 1 fx/25 (131 kHz) 213/fx (1.95 ms) Setting prohibited Other than above Basic interval timer start control bit Basic interval timer operation is started (the counter and interrupt request flag are cleared) when "1" is written to this bit. This bit is automatically reset to 0 when operation is started.

Figure 3-1. Basic Interval Timer Mode Register Format

The following shows four examples of interval time settings (at fx = 4.19 MHz operation).

(1) To set the interval time to 250 ms (IRQBT is set every 250 ms):

SEL	MB15
MOV	A,#1000B
MOV	BTM,A

(2) To set the interval time to 31.3 ms (IRQBT is set every 31.3 ms):

SEL	MB15
MOV	A,#1011B
MOV	BTM,A

(3) To set the interval time to 7.81 ms (IRQBT is set every 7.81 ms):

SEL	MB15
MOV	A,#1101B
MOV	BTM,A

(4) To set the interval time to 1.95 ms (IRQBT is set every 1.95 ms):

SEL	MB15
الناد	FIDIO
MOT	x #1111n
MOV	A,#1111B
MOV	BTM,A

3.2 Watchdog Timer Application


When "1" is set in the watchdog timer enable flag (WDTM), the basic interval timer/watchdog timer operates as a watchdog timer that generates an internal reset signal by overflow of the basic interval timer (BT) (however, once WDTM is set to "1", no operation but a reset can clear it). BT is always incremented by a clock from the clock generator, and cannot stop count operation (refer to Figure 3-2).

In watchdog timer mode, an inadvertent program loop is detected by using the interval time during which BT overflows. Four types of time are available for this interval time by setting BTM bits 2 to 0 (refer to **Figure 3-1**). Determine the time required for detection of any inadvertent program loop among these types according to the user system. After setting the interval time, divide the program into units by which the entire program can be executed within the time so that the instruction clearing BT at the end of each unit is executed. Thus, if the program does not reach the instruction clearing this BT within the set time (an inadvertent program loop will result if execution of the program does not proceed normally), BT will overflow, generating an internal reset signal which will forcibly end the program. As a result, the fact that the internal reset is executed means that an inadvertent program loop has occurred and that it has been successfully detected.

Set the watchdog timer according to the following procedure. (Settings in <1> and <2> can be performed simultaneously.)

```
<1> Set the interval time in BTM.
> Set "1" in BTM bit 3.
<3> Set "1" in WDTM.
<4> After setting <1> to <3>, set "1" in BTM bit 3 within the interval time.
```

Figure 3-2. Format of Watchdog Timer Enable Flag



Example Used as a 7.81 ms watchdog timer (in 4.19 MHz operation)

The program is divided into several modules whose processing ends within the set time of BTM (7.81 ms) and BT is cleared at the end of each module. In the event of an inadvertent program loop, BT overflows because it has not been cleared within the set time, generating an internal reset signal.

Initial setting:

SET MBE

SEL MB15

MOV A.#1101B

MOV BTM.A ; Time setting and start

SET1 WDTM ; Enables watchdog timer.

:

(Subsequently, "1" is set in BTM bit 3 every 7.81 ms.)

Module 1:	SET1 SEL SET1	MBE MB15 BTM.3	Processing completed within 7.81 ms
Module 2:	SET SEL SET1	MBE MB15 BTM.3	Processing completed within 7.81 ms

3.3 Remote Control Reception Application

This section introduces an example program which receives transmission data from the μ PD6122 transmitter for the general-purpose infrared remote controller using the basic interval timer.

The remote control signal is received with the PIN photo diode, passed through the μ PC2800A remote control preamplifier and input to the μ PD750008 through the P10/INT0 pin. (Refer to **Figure 3-3**).

For this program, the edge-to-edge length of the remote control signal is counted using INTBT and coded.




Figure 3-3. Remote Control Receiver Circuit Example

The remote control signal consists of the leader code, custom code, data code, and repeat code.

The remote control signal shown here conforms to that of NEC remote control signal. Figure 3-4 shows the format of the remote control signal.





Figure 3-4. Remote Control Transmitter IC Output Signal

The out put from the μ PC2800A remote control preamplifier is low, as shown in Figure 3-5 (a).


In actual operation, however, electrical noise sometimes appears before the leader code due to external light sources such as fluorescent lights. Therefore, this program confirms the falling edge of the leader code by reading the port level during the basic interval timer interrupt servicing. (Refer to **Figure 3-5 (b)**).

Figure 3-5. Receiver Preamplifier Output Waveform

(a) Ideal Wavefrom



(b) Actual Waveform



In the following (1) Explanation of program and (2) Flowchart, data recognized as normal by a remote control signal is expressed as "valid."

(1) Explanation of program

The program explained here is the one used in **CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM** with some modifications to its input/output interface.

<Registers used>

XA, B, HL

<RAM used>

RAM can be placed from address 20H of memory bank 0.

WORK: 2 words ; Work area to store received data RMDATA: 2 words ; Area to store valid data code LDCODE: 1 word ; Counts reader code low level time.

MODEP: 1 word ; Parameter to indicate which edge is being detected RPTIM: 1 word ; Counts time detected from valid data input (up to 200 ms)

RPCODE: 1 word ; Counts valid repeat code.

RMFLG: 1 word ; Stores flag.

REP_F: 1 bit ; If 1, starts RPTIM count.

<Nesting>

2 levels (16 words)

<Hardware used>

Port: Port1.0 (used as INT0)

· Timer: Basic interval timer

<Interrupts used>

INTO and INTBT

<Initial setting>


- · RAM initial setting
- · Hardware initial setting
- · INTBT interrupt enabled


<Start-up procedure>

- · Started by executing initial setting processing (RMT:).
- If a valid remote control code is input, REP_F = 1 is set, and the code is stored in RMDATA. Then, if no repeat code is input in 200 ms (it is judged that the remote control key has been released) or if a repeat code is input four times or more (it is judged that a remote control signal for 2 or more machines has been received) REP_F = 0 is set.
- While the system waits for reception of a remote control code, MODEP = 0 is set.

(2) Flowchart

Initial setting






Processes every 100 ms.


Checks if 200 ms have elapsed.


Checks number of times of repeat code.


INTBT processing



INTO processing







(3) Program example

	VENT0	MBE=0,	MBE=0, RBE=0, INIT		; RESET
	VENT1		RBE=1,IN		; INTBT/INT4
	VENT2	MBE=0,	RBE=1, I1	OT0	; INTO
DSEG0	DSEG	0	AT	20H	; Stores from address 20H of memory bank 0.
WORK:		DS	2		; Work area to store received data
RMDATA:		DA	2		: Stores valid data code.
LDCODE:		DS	1		; Counts low level time of reader code.
MODEP:		DS	1		; Parameter that indicates which edge is being
MODEL.		DO	1		detected
RPTIM:		DS	1		; Counts time elapsed from valid data input
					(up to 200 ms).
RPCODE:		DS	1		; Counts valid repeat code.
RMFLG:		DS	1		; Flag
DED E		BOIL	DMELC	0	. If 1 DDTIM count start
REP_F		EQU	RMFLG	. 0	; If 1, RPTIM count start
	Subroutine	initial settii	na>		
INIT:	Constitution	miliai Settii	'9"		
11111	DI				; Disables all interrupts.
	CLR1	MBE			; MBE ← 0
	MOV	XA,#00	Н		; Sets RAM.
	MOV	WORK, X	ΥA		
	MOV	RMDATA	A, XA		
	MOV	MODEP,	Α		
	MOV	RPTIM,	A		
	MOV	RPCODE	:,A		
	MOV	RMFLG,	A		
	MOV	A,#0DH	Į.		
	MOV	LDCODE	:, A		; Initializes LDCODE.
	MOV	A,#001	1 R		
	MOV	PCC, A	. 1. 0		; 1 machine cycle \leftarrow 0.95 μ s, CPU is set to
	1101	100/11			normal operating mode.
	MOV	A,#111	1B		
	MOV	BTM, A			; Interval time ← 1.95 ms
	D.T.	TERM			. Fachles was at basis interval times (INTDT)
	EI	IEBT			; Enables use of basic interval timer (INTBT).
	EI				; Enables all interrupts.

;	<subroutine< th=""><th>100 ms timer processing></th><th></th></subroutine<>	100 ms timer processing>	
	SKT	REP_F	
	RET		
	INCS	RPTIM	; Remote control repeat timer + 1
	NOP		
	MOV	A, RPTIM	
	SKE	A,#2H	; Remote control repeat timer = 200 ms?
	RET		
	MOV	A,#0H	
	VOM	RPTIM, A	; Clears RPTIM.
	MOV	A, RPCODE	
	ADDS	A,#OFH	; Remote control repeat code counter = 0?
	BR	TIM_52	·
	ADDS	A,#0FH	; Remote control repeat code counter = 1?
	RET		
	ADDS	A,#OFH	; Remote control repeat code counter = 2?
	RET		
	ADDS	A,#OFH	; Remote control repeat code counter = 3?
	RET		
TIM_52:			
	CLR1	REP_F	; REP_F ← 0
	RET		

; <Subroutine INTBT processing>

	SEL	RB2	; Register bank ← 2
	SKTCLR	IRQT1	; If 1, modulo register = count register
	BR	MODEP7	
	MOV	A,#0H	
	VOM	MODEP, A	; MODEP ← OH
	VOM	A,#0DH	
	VOM	LDCODE, A	; Initializes LDCODE.
	DI	IEO	; Disables INT0 interrupt.
	BR	RMCNT	
MODEP7:			
	MOA	A, MODEP	
	SKE	A,#7H	; MODEP = 7?
	BR	RMCNT	
	VOM	A,#0H	
	VOM	MODEP, A	; MODEP ← 0H
	VOM	RPCODE, A	; Repeat code count reset
	VOM	RPTIM, A	; 200 ms count reset
RMCNT:			
	VOM	A, MODEP	
	SKE	A,#0H	; MODEP = 0?
	RETI		
	SKF	PORT1.0	
	BR	RMCNT_1	
	INCS	LDCODE	; Reader code scan counter + 1
	RETI		
	VOM	A,#0DH	; Initializes LDCODE.
	VOM	LDCODE, A	
	VOM	A,#1H	
	MOA	MODEP, A	; MODEP ← 1
	MOV	A,#0H	
	MOV	IMO,A	; Specifies rising edge.
	EI	IEO	; Enables INT0 interrupt.
	RETI		
DMONT 1			
RMCNT_1:	МОП	3 #ODII	
	MOV	A,#ODH	. Initializas I DCODE
	MOV	LDCODE, A	; Initializes LDCODE.
	RETI		

```
;<Subroutine INT0 processing>
          PUSH
                     BS
                                                 ; Register bank ← 1
                     RB1
          SEL
          VOM
                     A, MODEP
                                                 ; MODEP = 0?
          ADDS
                     A,#0FH
          BR
                     INTO_E
                                                 ; MODEP = 1?
                     A,#OFH
          ADDS
          BR
                     INTO_P1
                                                 ; MODEP = 2?
          ADDS
                     A,#OFH
                     INTO_P2
          BR
                                                 ; MODEP = 3 - 6?
                     A,#09H
          ADDS
          BR
                     INTO_PX
          BR
                      INTO_E
INTO_P1:
          MOV
                     A, #2H
                                                 ; MODEP ← 2
          MOV
                     MODEP, A
                     XA,#62H
          MOV
                                                  ; Modulo register ← 6 ms
          MOV
                      TMOD1, XA
                     A,#1H
          MOV
                                                  ; Specifies falling edge.
          MOV
                      IMO,A,
                      INTO_E
          BR
INTO_P2:
                      XA,T1
          MOV
                                                  ; Count register = 3.375 ms?
          ADDS
                      XA, #0C9H
                    · INTO_RP1
          BR
          MOV
                      A,#3H
                                                  ; MODEP ← 3
          MOV
                      MODEP, A
           BR
                      INTO_W1
INTO_RP1:
                                                  ; Remote control repeat code counter + 1
                      RPCODE
           INCS
           NOP
           BR
                      INTO_PO
INTO_PX:
                      XA,T1
           MOV
                                                  ; Count register = 1.6875 ms?
           ADDS
                      XA, #0E4H
           BR
                      INTO_CYO
                                                  ; CY ← 1
                      CY
           SET1
                      INTO_L1
           BR
INTO_CYO:
                                                  ; CY ← 0
           CLR1
                      CY
INTO_L1:
                      XA, WORK
           MOV
                      B,A
           MOV
                      A,X
           VOM
           RORC
                      Α
                      X, A
           MOV
           MOV
                      A,B
           RORC
                      Α
```

```
; Shifts 1 bit of receive data (WORK) to right.
           MOV
                      WORK, XA
           SKT
                      CY
                      INTO_E
           BR
           MOV
                      A, MODEP
                                                   ; MODEP = 3?
           ADDS
                      A, #0CH
           BR
                      INTO_P3
                                                   ; MODEP = 4?
           ADDS
                      A,#0FH
           BR
                      INTO_P4
                                                   ; MODEP = 5?
           ADDS
                      A,#OFH
           BR
                      INTO_P5
                                                   ; MODEP = 6
                      XA, WORK
           MOV
                      HL, #OFFH
           VOM
           XOR
                      HL, XA
           MOV
                      XA, RMDATA
                                                   ; Inverts valid remote control data = receive data?
           SKE
                      XA, HL
                      INTO_PO
           BR
                      A, #7H
           MOV
                                                   ; MODEP ← 7
                      MODEP, A
           MOV
           SET1
                      REP_F
                                                   ; Disables INT0 interrupt.
                      IE0
                      XA,#0H
           MOV
           MOV
                      TM1,XA
                                                   ; Stops timer count.
                      INTO_E1
           BR
INTO_P3:
           MOV
                      XA, WORK
           MOV
                      HL, #00H
                      XA, HL
                                                   ; Custom code = 00H?
           SKE
           BR
                      INTO_PO
           MOV
                      A,#4H
                                                   ; MODEP ← 4
           MOV
                      MODEP, A
                      INTO_W1
           BR
INT0_P4:
                      XA, WORK
           MOV
           MOV
                      HL, #OFFH
                                                   ; Custom code = FFH?
           SKE
                      XA,HL
                       INTO_PO
           BR
                       A,#5H
           MOV
                                                   ; MODEP ← 5
           MOV
                      MODEP, A
           BR
                       INTO_W1
INTO_P5:
           MOV
                       XA, WORK
                                                   ; Inputs receive data to valid remote control data.
           MOV
                       RMDATA, XA
           MOV
                       A,#6H
                                                   ; MODEP ← 6
           MOV
                       MODEP, A
           BR
                       INTO_W1
INTO_PO:
           MOV
                       A,#0H
                                                   ; MODEP ← 0
                       MODEP, A
           MOV
                       A, #ODH
           MOV
                                                   ; Initializes LDCODE.
           MOV
                       LDCODE, A
                                                    ; Disables INT0 interrupt.
           DΙ
                       IE0
           MOV
                       XA,#0H
```

CHAPTER 3 BASIC INTERVAL TIMER APPLICATIONS

	моч	mwi ya	· Stone timer count
	MOV	TM1,XA	; Stops timer count.
	BR	INTO_E1	
INTO_W1:			
	MOV	XA, #OFFH	
	MOV	TMOD1, XA	; Modulo register ← 4 ms
	MOV	XA,#80H	•
	MOV	WORK, XA	; Initializes WORK.
INTO_E:			
	MOV	A, MODEP	
	ADDS	A,#0DH	
	VOM	XA,#6CH	
	MOV	XA,#7CH	
	MOV	TM1,XA	; Timer count start
INTO_E1:		•	
	POP	BS	
	EI		; Enables all interrupts.
	RETI		

CHAPTER 4 TIMER/EVENT COUNTER APPLICATIONS

4.1 Interval Timer Setting

The timer setting is determined by the count pulse frequency selected by the timer mode register and the value of the modulo register.

The timer setting time T(sec) can be obtained by the following formula.

$$T = \frac{N+1}{f_{CP}} = (N+1) \cdot (Resolution) - <1>$$

fcP(Hz): Count pulse frequency

N : Modulo register value (N ≠ 0)

Table 4-1 indicates the resolution and the setting time range of each count pulse of the timer/event counter.

(1) Determining the count pulse frequency

Determine the count pulse frequency in a manner such that the timer setting time falls within the setting range indicated in Table 4-1 and the highest resolution is obtained.

(2) Determining the value of the modulo register From formula

<1> N can be determined as follows:

$$N = \frac{T}{\text{(Resolution)}} -1 \dots <2>$$

The value N, which is set to the modulo register, is determined by substituting the mode resolution determined by <1> to (Resolution).

Table 4-1. Resolution and Maximum Timer Value (fx = 4.194304 MHz)

Mode Register			Desetation	Marrian Time
TM06	TM05	TM04	Resolution	Maximum Time
1	0	0	244 μs	62.5 ms
1	0	1	61 μs	15.6 ms
1	1	0	15.3 <i>μ</i> s	3.9 ms
1	1	1	3.8 μs	977 μs

The following shows examples of setting the interval time using the timer mode register and the modulo register. In example 1 and 2, the timer/event counter interrupt request flag (IRQT0) is set every interval time.

Example 1. To set the interval time to 10 ms. (fx = 4.194304 MHz)

In this case, use the mode which yields a maximum setting time of 10 ms or longer and the lowest resolution, that is, the mode in which the 15.6 ms maximum setting time is used.

From formula <2>, the value set to the modulo register will be:

$$N = \frac{T}{\text{(Resolution)}} -1$$
$$= \frac{10 \times 10^{-3}}{61 \times 10^{-6}} - 1$$
$$= 162.9 = 0A3H$$

TIMER0:

SEL MB15 MOV XA,#0A3H

MOV TMOD0 , XA ; Modulo register setting

MOV XA, #01011100B

MOV TMO, XA

; Timer mode register setting

Example 2. To set the interval time to 120 μ s. (fx = 4.194304 MHz)

In this case, use the mode which yields a maximum setting time of 120 μ s or longer and the lowest resolution, that is, the mode in which the 977 μ s maximum setting time is used.

From formula <2>, the value set to the modulo register will be:

$$N = \frac{T}{(Resolution)} - 1$$

$$= \frac{120 \times 10^{-6}}{3.8 \times 10^{-6}} - 1$$

$$= 30.5 = 1FH$$

TIMER1:

SEL MB15 MOV XA,#1FH MOV TMOD0,XA

; Modulo register setting

MOV XA, #01111100B

MOV TM0, XA ; Timer mode register setting

4.2 Example of Output to PTO Pin

For the μ PD750008, the content of the TOUT F/F of the timer/event counter or timer counter can be output to the PT00 or PT01 pin.

TOUT F/F is inverted each time the values of the modulo register and count register coincide. Therefore, square waves can be output to the PTO0 or PTO1 pin. In this case, the output frequency is the count pulse frequency divided by the modulo register.


The following describes the procedures for outputting the contents of TOF0 to the PTO pin.

- Set the TO enable flag (TOE0 ← 1)
- Reset the output latch of Port2.0 (Port2.0 ← 0)
- Set Port2 to the output port mode (PM2 ← 1)
- Do not specify on-chip pull-up resistor connection of Port2 (POGA.2 ← 0)

4.2.1 Melody output

The following describes a program which externally outputs musical melodies using the PTO0 pin which is used as the timer event counter output.

Figure 4-1. PTO Pin Using Example



The frequency output from pin P20/PTO0 is determined according to the value set in the modulo registers and the count pulse frequency (CP), which is determined according to the timer/event counter mode register.

Table 4-2 indicates the value which should be set in the modulo register to obtain each musical note and the error in the frequency of each note derived from the value set in the modulo register when $fx/2^4$ has been selected as the count pulse (fcP = 262 kHz when fx = 4.194304 MHz).


Table 4-2. Values to be Set in Modulo Register for Each Musical Scale, and Error between Frequency Produced and Each Musical Scale Frequency

	Average	Musical Scale	PTO0 Pi	E (0/.)	
Music	cal Scale	Frequency (Hz)	TMOD1	Frequency (Hz)	Error (%)
Do	C5	523.25	F9H	523.75	+0.10
Do	C5#	554.37	EBH	554.82	+0.08
Re	D5	587.33	DEH	587.16	-0.03
Re	D5#	622.25	D1H	623.51	+0.20
Mi	E5	659.26	C6H	657.98	-0.19
Fa	F5	698.46	ВАН	696.48	-0.28
Fa	F5#	739.99	B0H	739.76	-0.03
So	G5	783.99	A6H	784.06	+0.01
So	G5#	830.61	9CH	828.72	-0.23
La	A6	880.00	94H	878.78	-0.14
La	A6#	932.33	8BH	928.63	-0.40
Si	B6	987.77	83H	984.49	-0.33
Do	C6	1046.50	7CH	1047.50	+0.10
Do	C6#	1108.73	75H	1109.64	+0.08

Melodies are output with the frequency and time length of each musical scale changed as shown in Table 4-2. The time length is changed according to the number of count operations to be performed during a reference time of 100 ms created by using the basic interval timer.

Figure 4-2 is a conceptual chart of an output signal from pin P20/PTO0.

Figure 4-2. Conceptual Chart of Output Signal from Pin P20/PT00



In this program example, a data table that conforms to **Figure 4-3 Data Format** is stored in RAM that starts from the performance data address (MUS) and melodies are output according to this data table. This data table consists of the data that determines musical scales and the data that determines the tone length, and a variety of melodies can be output by changing this combination.

Figure 4-3. Data Format

Data	Contents			
0XH - FXH	Musical scale data (refer to Table 4-4)			
X0H - XEH	Musical scale data (refer to Table 4-5)			
nFH	After silent tone of $n \times 100$ ms is output, repeats performance from the beginning.			

Musical scales can be output by extracting data from the performance memory area.

Musical scale output




Table 4-3 shows the relationship between musical scale data and musical scale, display and PTO0 pin output, and Table 4-4 shows the relationship between tone length data and musical scale output.

Table 4-3. Relationship between Musical Scale Data and Musical Scale, Display and PTO0 Pin Output

Musical	cal Average Musical Scale		Musical Scale	PTO0	Pin Output
Scale Data	Music	cal Scale	Frequency (Hz)	TMOD1	Frequency (Hz)
00H	Do	C5	523.25	F9H	523.75
01H	Do	C5#	554.37	EBH	554.82
02H	Re	D5	587.33	DEH	587.16
03H	Re	D5#	622.25	D1H	623.51
04H	Mi	E5	659.26	C6H	657.98
05H	Fa	F5	698.46	ВАН	696.48
06H	Fa	F5#	739.99	вон	739.76
07H	So	G5	783.99	A6H	784.06
08H	So	G5#	830.61	9CH	828.72
09H	La	A6	880.00	94H	878.78
0AH	La	A6#	932.33	8BH	928.63
0BH	Si	B6	987.77	83H	984.49
0CH	Do	C6	1046.50	7CH	1047.50
ODH	Do	C6#	1108.73	75H	1109.64
0EH	Silent tone		0.0	FFH	0.0
0FH	Silent	tone	0.0	FFH	0.0

Table 4-4. Relationship between Tone Length Data and Musical Scale Output

Tone Length Data	Musical Scale Output Time T = 100 ms
00H	T × 1
01H	T × 2
02H	T × 3
03H	T × 4
04H	T × 5
05H	T × 6
06H	T × 7
07H	T × 8
08H	T × 9
09H	T × 10
0AH	T × 11
08H	T × 12
0CH	T × 13
ODH	T × 14
0EH	T × 15
0FH	Repeat

(1) Explanation of program

The program explained here is the one used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION **PROGRAM** with some modifications to its input/output interface.

<Registers used>

XA, BC, HL

<RAM used>

RAM can be placed from address 20H of memory bank 0. The performance melody data is allocated at address 00H to address FFH of memory bank 1.

MUS:

2 words

; Performance data address

TONE:

1 word

; Musical scale data

TONETIM:

1 word

; Tone length data

TONEFLG: 1 word

; Flag area

TONE_F:

1-bit EQU

; If 1, enables musical scale output.

TM0 F:

1-bit EQU

; If 1, starts timer count.

<Nesting>

2 levels (12 words)

<Hardware used>

· Port : Port2.0 (PTO0 output dual-function pin)

· Timer: Basic interval timer, timer/event counter

Initial setting>


- · Clears performance address.
- · Enables PTO0 output.
- · Stops timer/event counter.

<Start-up procedure>

Melody performance is started when MLDY is initialized and TONE_F = 1 is set, provided that TIM processing is executed every 100 ms and M_OUT processing is always executed.


(2) Flowchart


<Initial setting>



Sets output enable flag.

Stops count operation.





(3) Program example

	VENT0	MBE=0,1	RBE=0,INI	r	; RESET
DSEG0	DSEG	0	AT	20H	; Stores from address 20H of memory bank 0.
MUS: TONE: TONETIM: TONEFLG:		DS DS DS DS	2 1 1		; Performance data address ; Musical scale data ; Tone length data ; Flag area
TONE_F TMO_F		EQU EQU	TONEFLG.	-	; If 1, enables musical scale output. ; If 1, starts timer count.

;<Subroutine initial setting>

CLR1	MBE	; MBE ← 0
MOV	XA,#00H	; Sets RAM.
MOV	MUS, XA	
VOM	TONE, A	
MOV	TONETIM, A	
MOV	TONEFLG, A	
SET1	TOE0	; Sets output enable flag.
VOM	XA,#00H	
MOV	TMO, XA	; Stops oscillation of timer/event counter.

```
;<Subroutine timer processing>
                    A, TONETIM
          MOV
           DECS
           BR
                    TIM_116
          MOV
                    XA,MUS
                                                  ; MBE ← 1
           SET1
                    MBE
                                                  ; Memory bank ← 1
           SEL
                    MB1
           VOM
                    HL, XA
           MOV
                    A,@HL+
           NOP
           VOM
                    B,A
           VOM
                    A,@HL
           NOV
                    C,A
                                                  ; Memory bank \leftarrow 0
           SEL
                    {\tt MB0}
                                                  ; MBE ← 0
           CLR1
                    MBE
           VOM
                    А,В
                                                  ; Tone length data ← @performance data address
           VOM
                    TONETIM, A
           MOV
                    A,C
           VOM
                    TONE, A
                                                  ; Musical scale data ← @performance data
                                                   address + 1
           MOV
                    A,#0H
           MOV
                    T_TIMC, A
                    C,#0FH
           SKE
                    TIM_115
           BR
           BR
                    TIM_114
TIM_115:
           SKE
                    B,#OFH
           BR
                    TIM_111
                    TIM_112
           BR
TIM_112:
           MOV
                    XA,#0H
                    MUS, XA
           MOV
           MOV
                    A, TONE
                                                  ; TONETIM ← repeat time
           MOV
                    TONETIM, A
           MOV
                    A,#OFH
                                                  ; TONE ← FH
           MOV
                    TONE, A
TIM_114:
           CLR1
                    TONE_F
           SKE
                    B,#OFH
           BR
                    TIM_113
           RET
TIM_111:
           SET1
                    TONE_F
TIM_113:
                    XA, MUS
           VOM
           ADDS
                    XA,#2H
           NOP
                                                  ; Performance data address + 2
           MOV
                    MUS, XA
           RET
```


```
TIM_116:
                                                    ; Tone length data - 1
           MOV
                     TONETIM, A
           RET
       ; <Subroutine melody output processing>
TONEOUT:
                     TONE_F
                                                    ; If 1, enables musical scale output.
           SKT
           BR
                     TONE0
           MOV
                     X,#0H
           MOV
                     A, TONE
           MOV
                     BC, #HIGH TONE_T
           CALL
                     !TABLE
                                                    ; Modulo register ← musical scale data
           VOM
                     TMOD0, XA
           VOM
                     A, TONE
           ADDS
                     A, #2H
           BR
                     TONE1
TONE0:
           VOM
                     XA, #0H
                                                    ; Stops timer count.
           CLR1
                     TMO_F
                                                    ; If 0, starts timer count.
           BR
                     TONE2
TONE1:
           SKF
                     TM0_F
           RET
           VOM
                     XA, #7CH
                                                    ; Timer count start
                                                    ; If 1, stops timer count.
           SET1
                     TM0_F
TONE2:
           MOV
                     TMO,XA
           RET
TABLE
           CSEG
                     PAGE
                               : DO
           DB
                     0F9H
           DB
                     0EBH
                               ; DO#
                     0DEH
                               ; RE
           DB
                               ; RE#
           DB
                     0D1H
           DB
                     0C6H
                               , MI
           DB
                     OBAH
                              ; FA
           DB
                     0B0H
                              ; FA#
                     0A6H
                               ; SO
           DB
                      09CH
                               ; SO#
           DB
           DB
                      094H
                               ; LA+
                               ; LA#+
                      08BH
           DB
                      083H
                               ; TI+
           DB
                      07CH
                               ; DO+
            DB
                               ; DO#+
            DB
                      075H
                               ; Silent tone
            DB
                      OFFH
                               ; Silent tone
                      0FFH
            DB
TABLE:
            MOVT
                      XA, @BCXA
            RET
```

4.2.2 Divided event pulse output

The pulse input from the TI0 pin is selected as the count pulse of the timer/event counter, and divided by N, and output to the P20/PTO0 pin. However, if the value set to the modulo register is M, N can be obtained by the following formula:


N = 2 (M + 1)

Figure 4-4. Divided Event Pulse Output




The relationship between input signal X and output signal Y are as described below.

(a) When dividing by 4 (when M = 1, TM0 ← 0CH)



(b) When dividing by 6 (when M = 2, $TM0 \leftarrow 1CH$)



The following program counts the pulse input from the TI0 pin at the rising edge to divide the frequency by 6 and outputs the pulse to the P20/PTO0 pin.

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

(1) Program description

<External reference declaration symbol>

M

<Registers used>

XΑ

<Nesting>

1 level (4 words)

<Hardware used>

· Port : Port2.0 (shared with PTO0 output)

· Timer: Timer/event counter

<Initial setting>

Port mode: Port2 ← Output mode

<Start-up procedure>

Set the timer/event counter to the event counter mode, and enable TOUT, output then Port2.0 \leftarrow 0.


(2) Program example

PULSE	CSEG	INBLOCK	
	CLR1	MBE	
	MOV	XA,#M	
	MOV	TMOD0, XA	; Sets modulo mode register
	MOV	XA,#00001100B	
	MOV	TMO,XA	; Sets timer mode register
	SET1	TOE0	; Enables TOUT
	CLR1	PORT2.0	; Port2.0 ← 0
	RET		

4.3 One-shot Pulse Output


For this application, the PTO pin of the timer/event counter is used to output a one-shot output. Output timing is made by the edge detection of the P11/INT1 pin.

Figure 4-5. One-shot Pulse Output



For this program, a low level is output to the PTO0 pin at the falling edge of the INT1 input, and a high level is output after $(1/16.4 \times 10^3) \times (N_0 + 1)$ seconds. $(1/16.4 \times 10^3) \times (N_1 + 1)$ seconds after the output of the PTO0 pin is changed to a high level, a low level is again output $(N_0 = 1 \text{ to } 255, N_1 = 1 \text{ to } 255)$.

Figure 4-6. One-shot Pulse Output Timing (1)




$$t_0 = \frac{1}{16.4} \times (N_0 + 1)$$
 (ms)

$$t_1 = \frac{1}{16.4} \times (N_1 + 1)$$
 (ms)

However, even if a falling edge is input again before the one-shot output from the input signal falling edge detection is terminated, this edge is ignored.


Figure 4-7. One-shot Pulse Output Timing (2)



(1) Output time performance

The time period actually elapsed from the falling edge detection of the input signal to outputting a one-shot is between 11 to 13 machine cycles longer than the time determined by the value set to the modulo register (refer to **Figure 4-8**). The resolution will be $1/16.4 \times 10^3$ sec. = 6.1×10^5 sec.

Figure 4-8. One-shot Pulse Output Timing (3)



(2) Program description

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

<External reference declaration symbol>

N0, N1

<Registers used>


XΑ

<RAM area used>

1 bit RAM is used for a flag, and the RAM area can be allocated to addresses 08H to 7FH in memory bank 0.

SHFG: 1 bit This flag is set when the delay time has elapsed and a high level is output to the PTO0 pin.

Figure 4-9. RAM Area Layout Used in This Program



<Hardware used>

• Port : Port2.0 (pin shared with PTO0 output), Port1.1 (pin shared with INT1)

· Timer: Timer/event counter

<interrupt>

INT1, INTTO

<Initial setting>

• RAM : SHFG \leftarrow 0 • Port output : Port2.0 \leftarrow 0


• Port mode : Port2 ← Output mode

• Timer : $TM0 \leftarrow 5CH$

Interrupt : Enables INT1 interruptINT1 : Falling edge detection mode

(3) Flow chart

INT1 processing




Sets the delay time

Resets TOE0 at the same time the timer is reset and started, and the request flag is reset.

TOUT output enable (low level output)

INTTO processing



(4) Program example

```
VENT3
                       MBE=0, RBE=0, INT1
           VENT4
                       \mathtt{MBE=0}, \mathtt{RBE=0}, \mathtt{INTT0}
                                                     ; Defines data memory
DSHOT
           DSEG
                       AT
                                  28H
FLAG:
           DS
                       1H
SHFG
                       FLAG.0
           EQU
            PUBLIC
                       SHFG
            EXTRN
                       N0,N1
        ;<Subroutine INT1 processing (MBE = 0)>
INT1
                        INBLOCK
           CSEG
            PUSH
                       XA
           MOV
                       XA, #NO
                                                     ; Sets delay time
           VOM
                       TMOD0, XA
                       TM0.3
            SET1
            CLR1
                       SHFG
                                                     ; Enables TOUT output
                       TOE0
            SET1
                                                     ; Disables INT1
            DΙ
                       IE1
                                                     ; Enables INTTO
            EI
                       IET0
RETURN:
            POP
                       ΧA
            RETI
        ; <Subroutine INTT0 processing (MBE = 0)>
INTTO:
            PUSH
                       XA
            SKF
                       SHFG
                       OVER
            BR
                                                     ; Sets output time
            MOV
                        XA, #N1
                       TMOD0, XA
            VOM
            SET1
                        SHFG
                        RETURN
            BR
                                                      ; Output stop processing
OVER:
            CLR1
                        TOE0
                                                      ; Disables TOUT output
                                                     ; Disables INTT0
            DI
                        IET0
                                                     ; Enables INT1
            ΕI
                        IE1
            CLR1
                        IRO1
```

BR

RETURN

CHAPTER 5 CLOCK TIMER APPLICATIONS

The μ PD750008 has a built-in clock timer (1 channel) that has the following functions:

- <1> The test flag (IRQW) can be set every 0.5 s. The standby mode can be released by IRQW.
- An interval of 0.5 s can be generated from either the main system clock or the subsystem clock.
- <3> The time interval can be reduced to 1/128 (3.91 ms) by using the advance mode. This is convenient for program debugging or checking.
- <4> A fixed frequency of 2.048 kHz can be output to the P23/BUZ pin. This signal can be used for generating a buzzer sound or for trimming the system clock oscillation frequency.
- <5> The frequency divider circuit can be cleared by this timer so that the clock can be started from 0 seconds.

5.1 Clock Program

This section introduces a clock count subroutine program which uses the clock timer.

In this program, the clock timer is set to the normal clock mode, and the seconds counter is incremented each time the clock timer interrupt request flag (IRQW) is set. One_minute is timed by incrementing the seconds counter 120 times.

A skip is performed each time the minute counter is counted full after a return.

(1) Program description

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

<Public declaration symbol>

CNT10: Decimal count subroutine entry label

CNT6: Sexagesimal count subroutine entry label

CNT7: Base 7count subroutine entry label

<External reference declaration symbol>

SECD : Seconds count address

MIND : Minutes count address HOURD : Hours count address

DAYD : Days data address

<Registers used>


XA, HL

<RAM area used>

Address [H]	Name	Application	Initial Value
External reference	SECD	Seconds counter	88H
	(2 × 4 bits)	(counts from 88H to FFH in binary)	
External reference	MIND	Minutes counter	0
	(2 × 4 bits)	(counts from 0 to 59 in decimal)	
External reference	HOURD	Hours counter	0
	(2 × 4 bits)	(counts from 0 to 23 in decimal)	
External reference	DAYD	Su M T W T F Sa	0
	(1 × 4 bits)	Days data 0 1 2 3 4 5 6	

Conditions for RAM address declaration

- The row address of each symbol must be set to the same value. The column address must be set within 0 to 0EH.
- · Each symbol must be allocated as follows:



<Nesting>

2 levels (8 words)

<Hardware used>

· Clock timer (Initial setting: Normal clock mode)

<Initial setting>

- · Initial value set of the RAM used
- · Clock timer mode set, clear, and start

<Start-up procedure>

- (i) Call WATCH at least once within 0.5 seconds.
- (ii) When WATCH is called, IRQW is checked. One of the following two processes is then performed.
 - If IRQW = 0:


Processing returns to the user program by the RET instruction.

• If IRQW = 1:

After resetting IRQW to zero, time is counted and the appropriate count is stored in each respective area (seconds, minutes, hours, day of the week). Processing returns to the user program by the RET instruction

However, if the minutes digit has changed, processing returns to the user program by the RETS instruction.

(2) Flow chart



; 0.5 s check

; Counts seconds

; Counts minutes

; Counts hours

; Updates days data

(3) Program example

EXTRN

DATA (SECD, MIND, HOURD, DAYD)

PUBLIC

CNT10, CNT6, CNT7

;<Subroutine clock count>

1.7 R	\mathbf{m}	TT
WA	.1.1	н

CSEG SENT MBE CLR1

SKTCLR IRQW

RET

INCS

SECD

RET

SECD + 1

INCS RET

MOV

XA, #100H - 120

VOM SECD, XA HL, #MIND VOM

CALLF !CNT10

RETS

CALLF

!CNT6

RETS

CALLF !CNT10 BRWATCH2

INCS $@H\Gamma$

WATCH2:

INCS \mathbf{L}

MOV XA, HOURD SKE A,#4H RETS X,#2H

SKE

RETS VOM

XA, #00H VOM HOURD, XA

CALLF !CNT7

NOP RETS

69

; <Subroutine base-N count>

CNTN CSEG SENT CNT10: A, #(10H-0AH) ; Decimal MOV CNT6: ; Sexadecimal A, #(10H-6) MOV CNT7: A, #(10H-7) ; Base 7 MOV ; INCS @HLNOP ADDS A,@HL NOMRET BR XCH A, @HL Ļ INCS RETS NOMRET: \mathbf{L} INCS RET

CHAPTER 6 CLOCK OUTPUT CIRCUIT APPLICATION

6.1 PCL Clock Output

The μ PD750008 has a built-in clock output circuit. Therefore, a clock can be supplied to peripheral LSIs and slave microcontrollers such as the μ PD7500 series microcontroller from the P22/PCL pin. The clock output frequency and output enable/disable are determined by the clock output mode register (CLOM). Figure 6-1 shows the format of the clock output mode register.




Figure 6-1. Clock Output Mode Register Format


Caution Be sure to write 0 to bit 2 of CLOM.

The following describes the procedure for outputting a clock to the P22/PCL pin.

- · Set the clock output frequency using the clock output mode register. The output must be disabled.
- · Reset the output latch of Port2.2.
- Set Port2 to the output port mode.
- · Enables the clock output.

For the μ PD750008, measures are taken to prevent an output glitch when enabling/disabling the clock output as shown in Figure 6-2.

Figure 6-2. Wave Form of Clock Output



CHAPTER 7 BIT SEQUENTIAL BUFFER APPLICATIONS

The bit sequential buffer (BSB) is a special data memory used for bit manipulation. Bit specification can be performed indirectly by using the L register. Therefore, the specification bit in the BSB can be changed simply by incrementing or decrementing the L register.





Figure 7-1. Bit Sequential Buffer Indirect Addressing

The following shows an example of a BSB.

7.1 High-Speed Serial Data Transfer


When a multi-processor system is configured using μ PD750008s as shown in Figure 7-2, serial data transfer can be performed by using the bit sequential buffer. One signal line is used. In addition to serving as the transmit and receive signal line, this signal line also serves as the $\overline{\text{BUSY}}$ signal output from the slave CPU.

Figure 7-2. Configuration of Multi-Processor System (High-Speed Serial Data Transfer)




The length of serial data is N (1 to 16 bits). The following shows the format of the serial data.

When data is 0
 A low level is output for 15 machine cycles,
 then a high level is output for 5 machine cycles.




When data is 1
 A low level is output for 5 machine cycles,
 then a high level is output for 15 machine cycles.




When the BUSY signal from the slave CPU is ON (high level), N bits of data are sent from the master CPU, then N bits of data are sent from the slave CPU. The transfer data clock begins operating at the falling edge of the first data. The following shows the flow of the data transfer operation.


(a) The BUSY signal from the slave CPU is ON




(b) The BUSY signal from the slave CPU is OFF



(c) N bits of data are sent from the master CPU



(d) N bits of data are output from the slave CPU



(1) Program description (Common to master CPU and slave CPU)

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

<Public declaration symbol>

TDATA, RDATA

<Registers used>

XA, L

<RAM area used>

A transmit data area and receive data area are provided. The transfer data is stored to the N bits from the lowest address of these areas.


In RAM, the transmit data area and receive data area can be allocated to addresses 20H to 7FH in memory bank 0. However, the address must be an even address.

TDATA: 4 words: This is the transmit data area. N bits of data are sent from the lowest address.

RDATA: 4 words: This is the receive data area. Receive data are stored to the lowest N bits of

this area.

Figure 7-3. RAM layout this program



<Nesting>

1 level (4 words)

<Hardware used>

- Port: Port6.0
- Bit sequential buffers 0 to 3

<Initial setting>

• Master PCC ← 3H

 $Port6.0 \leftarrow Input \ mode$

• Slave $PCC \leftarrow 3H$

Port6.0 ← Output mode

Port6.0 \leftarrow 0

<Main processing>


· Master CALL !BMST


• Slave CALL!BSLV

(2) Master CPU

(a) Flow chart

Transfer processing





(b) Program example


	PUBLIC	TDATA,	RDATA		
DBSIO	DSEG	0	АТ	40 H	
TDATA: RDATA:	DS DS	4 H 4 H			; Transmit data area ; Receive data area
N	EQU	8			

BMST	CSEG	INBLOCK	
	CLR1	MBE	
	SKT	PORT6.0	
	RETS		
	DI		D. 10.0 High level
	SET1	PORT6.0	; Port6.0 ← High level
	MOV	XA,#00010000B	; Sets Port6.0 to the output mode
	MOV	PMGA, XA	; Sets transmit data to BSB
	MOV	XA,TDATA BSB0,XA	, Sets transmit data to BOB
	MOV MOV	XA, TDATA+2	
	MOV	BSB2,XA	
	MOV	L, #N-1	
LOOP:	110 7	_,	
2002.	CLR1 NOP	PORT6.0	; Port6.0 ← Low level
	SKF	BSB0.@L	; Port6.0 ← BSB0.@L
	SET1	PORT6.0	, , , , , , , , , , , , , , , , , , , ,
	MOV	A,#0EH	
WAIT:		,	
	INCS	A	
	BR	WAIT	
	NOP		
	SKT	PORT6.0	D. (O.O. All Indicated
	SET1	PORT6.0	; Port6.0 ← High level
	DECS	L	
	BR	LOOP	
	MOV	XA,#0000000B	; Sets Port6.0 to the input mode
	MOV	PMGA, XA	,
		,	
	NOP		
	NOP		
	NOP		
	MOV	L,#N-1	
CHECK:	OVE	PORT6.0	; Checks the falling edge of receive data
	SKF BR	CHECK	, Officers the family edge of receive data
	NOP	CHECK	
	SET1	BSB0.@L	
	SKT	PORT6.0	; Clocks in data
	CLR1	BSB0.@L	,
	NOP		
	NOP		
	NOP		
	DECS	L .	
	BR	CHECK	
	11077	va DCDA	· Staros input data to RDATA
	VOM	XA,BSBO	; Stores input data to RDATA
	MOV	RDATA, XA XA, BSB2	
	MOV MOV	RDATA+2,XA	
	RET	MONTH: LIAN	

(3) Slave CPU


(a) Flow chart

Transfer processing



Checks the falling edge of the signal sent from the master

Clocks in data approximately 1.0 μ s after a low level is input from Port6.0.



(b) Program example

	PUBLIC	TDATA, RDATA			
DBSIOS	DSEG	0	A'I'	40H	
TDATA: RDATA:	DS DS	4 H 4 H			; Transmit data area ; Receive data area
N	EQU	8			

BSLV	CSEG	INBLOCK	
	DI ·	N. T. T.	
	CLR1	MBE	
	MOV	L,#N-1	; Sets Port6.0 to the input mode
	MOV	XA,#00000000B PMGA,XA	, Sets Folto.0 to the input mode
OHROV.	MOV	PMGA, AA	
CHECK:	CKE	DODUK O	; Checks the rising edge of the receive signal
	SKF	PORT6.0	, Offects the haing edge of the receive signal
	BR	CHECK	
	NOP	DCDA AT	; Clocks in data from Port6.0
	SET1	BSB0.@L PORT6.0	, Glocks in data from a orto.
	SKT CLR1	BSBO.@L	
	NOP	BSBU. &L	
	NOP		
	NOP		
	DECS	L	
	BR	CHECK	
	БK	CHECK	
	NOP		
	NOP		
	ODE 3	nonto 0	; Port6.0 ← High level
	SET1	PORT6.0	; Sets Port6.0 to the output mode
	VOM	XA,#10H	, Sets 1 dito.0 to the output mode
	MOV	PMGA, XA	
	MOV	XA,BSB0	; Stores receive data to RDATA
	VOM	RDATA, XA	
	MOV	XA,BSB2	
	VOM	RDATA+2,XA	
	VOM	XA, TDATA	
	VOM	BSB0,XA	
	VOM	XA, TDATA+2	
	VOM	BSB2,XA	
	VOM	L,#N-1	
LOOP:			
	CLR1	PORT6.0	; Port6.0 ← Low level
	NOP		
	SKF	BSB0,@L	; Outputs data to Port6.0
	SET1	PORT6.0	
	MOV	A,#0EH	
WAIT:			
	INCS	A	
	BR	WAIT	
	NOP		
	SKT	PORT6.0	
	SET1	PORT6.0	; Port6.0 ← High level
	DECS	L	
	BR	LOOP	
	CLR1	PORT6.0	
	RET	- 	

[MEMO]

CHAPTER 8 SERIAL INTERFACE APPLICATIONS

8.1 Application Example in SBI Mode

The following introduces an example in which the serial interface of the μ PD750008 is operated in the SBI mode. Figure 8-1 shows a typical serial bus configuration in the SBI mode.

SB0 (SB1)
SB0 (SB1)
SCK
Slave CPU
SB0, or SB1
Address 1
SCK
Slave CPU
SB0, or SB1
Address 2
SCK
Slave CPU
SB0, or SB1
Address N
SCK

Figure 8-1. Typical Configuration of Serial Bus Interface

(1) Application as a master CPU

The master CPU performs the following processing.

- (a) Address transmission ... 5
- ... Selects the slave to communicate with.
- (b) Command transmission
- Performs data communication with the slave selected in
- (c) Data transmission/receive
- (a) using commands and data

Figure 8-2 shows the address, command, and data formats.





Figure 8-2. Address, Command, and Data Format

Note Write 0FFH to receive data

An error generated on the slave CPU side is checked by the acknowledge signal (ACK) returned from the slave CPU.

Figure 8-3. Error Check using the Acknowledge Signal

· When an error is generated



After 1-byte (8-bit) data transfer has been completed (INTCSI has been generated), the master CPU checks wheter the ACK signal has been received from the slave CPU.

If the \overline{ACK} signal is not received from the slave CPU within a certain time after the completion of the transfer, the master CPU determines that an error has occurred on the slave CPU side.

When sending an address, command, and data, the data i written to the SIO, and at the same time, the same data is written to the slave address register to check if the transmit data has changed on the bus line or not.

(2) Explanation of program

This program is an example of transferring data indicating musical scales and tone length to the display driver. The program explained here is the one used in **CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM** with some modifications to its input/output interface.

<Registers used>

Register bank 0: XA Register bank 3: XA, BC

<RAM used>

RAM is placed from address 20H of memory bank 0.

MODESBI:

4 words

; Indicates which data is being transferred.

LCD:

16 words

; Transfer data area

REFRES_F: 1 bit

; If 1, transfer start or error

<Nesting>

1 level (6 words)

<Hardware used>

Port: Port0.1 (SCK dual-function pin), Port0.2 (SB0 dual-function pin) Serial interface

<interrupt>

INTCSI

<Initial setting>

- · Specifies connection of on-chip pull-up resistor of port used.
- · Serial operating mode


<Start-up procedure>


After REFRES_F is set (1), if SBI is started, data of 16 words from the start of LCD is transferred to address 1H of the slave CPU.


When transfer is completed normally, REFRES_F is reset (0).


If an error occurs, data is transferred again with REFRES_F fixed at 1.

(3) Flowchart









(4) Program example

	VENT4	MBE=0, R	BE=1,SB	I	; SBI
DSEG0	DSEG	0	AT	20H	; Stores from address 20H of memory bank 0.
MODESBI:		DS	1		; Indicates which data is being transferred.
LCD:		DS	16		; LCD display area
; <	Subroutine	e initial sett	ing>		
	MOV	XA,#0C1	Н		; Does not specify connection of on-chip pull-up resistor for ports1, 2 and 3.
	MOV	POGA, XA			; Specifies connection of on-chip pull-up resistor for ports0, 6 and 7.
	MOV	XA,#8AH			
	VOM	CSIM, XA	•		; Sets serial operating mode.
	SET1	RELT			
	EI				; Enables all interrupts.
; <	:Subroutine	e SBI start>	ı		
	SKT	REFRES_	F		; If 1, refreshes LCD.
	RET				
	SKT	PORT0.2			; SB0 = high level?
	RET				
	SKT	PORT0.1			; SCK = high level?
	RET				
	SET1	CMDT			; CMDT set
	NOP				
	NOP				
	SET1	RELT			; RELT set
	NOP				
	NOP				
	SKT	PORT0.2	•		; SB0 = high level?
	RET				
	SET1	CMDT			; CMDT set
	VOM	XA,#01H	i		
	MOV	SIO,XA			; Shift register ← slave address (01H)
	MOV	A,#1H			
	MOV	MODESBI	, A		; MODESBI ← 1H
	ΕI	IECSI			; Enables SBI interrupt.
	VOM	XA,#1H			
	MOV	SVA,XA			; Slave address register ← 1H
	CLR1	REFRES_	F		; REFRES_F ← 0
	RET				
	;				

; <Subroutine SBI processing>

SBI:			
	SEL	RB3	; Register bank ← 3
	DI	IEBT	; Disables use of basic interval timer (INTBT).
	ΕI		; Enables all interrupts.
	MOV	A, MODESBI	
	ADDS	A,#OFH	
	BR	SBI_E	
	ADDS	A,#OFH	
	BR	SBI1	
	ADDS	A,#0FH	
	BR	SBI2	
	ADDS	A,#0FH	
	BŔ	SBI3	
	ADDS	A,#0FH	
	BR	SBI4	
	ADDS	A,#OFH	
	BR	SBI5	
	ADDS	A,#0FH	
	BR	SBI6	
	ADDS	A,#0FH	
	BR	SBI7	
	ADDS	A,#OFH	
	BR	SBI8	
	ADDS	A,#OFH	
	BR	SBI9	
	ADDS	A,#0FH	
	BR	SBI10	
	ADDS BR	A,#0FH SBI11	
	BR	SBI_E	
	ВK	351_1	
SBI1:			
ODII.	VOM	BC,#04H	; Shift register ← pointer command (04H)
	BR	SBITIM	
SBI2:			
	MOV	BC,#07H	; Shift register ← pointer (07H)
	BR	SBITIM	
SBI3:			
	MOV	BC,#01H	; Shift register ← write command (01H)
	BR	SBITIM	
SBI4:			marks to the distribute
	MOV	XA, LCD	; Shift register ← address 1st digit
	VOM	BC, XA	
	BR	SBITIM	
SBI5:	MOV	AN LODIS	; Shift register ← address 2nd digit
	MOV	XA, LCD+2	, Smit register — address zind digit
	MOV	BC,XA	
	BR	SBITIM	

```
SBI6:
                                                ; Shift register ← address 3rd digit
            MOV
                    XA, LCD+4
                    BC, XA
            MOV
            BR
                     SBITIM
SBI7:
                                                ; Shift register "_" data
            MOV
                     XA, LCD+6
            MOV
                     BC, XA
            BR
                     SBITIM
SBI8:
                                                ; Shift register ← musical scale data 1st digit
                     XA, LCD+8
            MOV
                     BC, XA
            MOV
            BR
                     SBITIM
SBI9:
                                                ; Shift register ← musical scale data 2nd digit
                     XA, LCD+10
            MOV
                     BC, XA
            MOV
            BR
                     SBITIM
SBI10:
                                                ; Shift register - musical scale data 3rd digit
            MOV
                     XA, LCD+12
            MOV
                     BC,XA
            BR
                     SBITIM
SBI11:
                                                ; Shift register ← musical scale data 4th digit
                     XA, LCD+14
            MOV
            MOV
                     BC, XA
SBITIM:
                                                ; Initialization of 100 µs counter
                     L, #1110B
            MOV
SBICNT:
            DECS
                     L
            BR
                     SBI_ACKD
        ; <Subroutine error handling>
SBI0:
                     A,#0H
            MOV
                     MODESBI, A
                                                ; MODESBI ← 0
            MOV
                                                ; If 1, refreshes LCD display.
                     REFRES_F
            SET1
                     SBI_E
            BR
SBI_ACKD:
                                                ; Acknowledge detection flag = 1?
            SKT
                     ACKD
                     SBICNT
            BR
                                                 ; Address comparator signal = 1?
                     COI
            SKT
                     SBIO
            BR
                                                 ; SB0 = high level?
            SKT
                     PORT0.2
                     SBI_E
            BR
                                                 ; SCK = high level?
             SKT
                     PORT0.1
                     SBI_E
            BR
            VOM
                     A.MODESBI
                                                 : MODESBI = 0?
                     A,#0FH
             ADDS
                     SBI_SIO
             BR
                                                 ; MODESBI = 1?
                     A,#OFH
             ADDS
             BR
                     SBI_CMDT
```

	ADDS	A,#0FH	; MODESBI = 2?
	BR ADDS	SBI_SIO A,#0FH	; MODESBI = 3?
SBI_CMDT	:		
	SET1	CMDT	; CMDT set
SBI_SIO:			
	VOM	XA,BC	
	MOV	SIO,XA	; Shift register ← BC register
	INCS	MODESBI	; MODESBI + 1
	NOP		
	SET1	CSIE	; Serial interface operation, disables use of shift register.
	EI	IECSI	; Enables SBI interrupt
SBI_E:			
	RETI		
	;		

CHAPTER 9 KEY INPUT SUBROUTINE

Key input is performed from the momentary keys (3×8) .

Here, port3 is used for key scan signal output, and ports6 and 7 for return signal fetching to make up a key matrix as shown in Figure 9-1.




Figure 9-1. Key Matrix Configuration

In this program, a key scan is performed every 8 ms, and if the key data matches three consecutive times, the key is confirmed (KEYCHKF = 1).

The key data input is stored in 4-bit key source data (KEYS) and 8-bit key return data (KEYR). The relationship between each key and key data is shown below.

Relationship between each key and key data

Key		KEYS	KEYR
K00	•	1110B	11111110B
K01	:	1110B	11111101B
K02	:	1110B	11111011B
K03	:	1110B	11110111B
K04	:	1110B	11101111B
K05	:	1110B	11011111B
K06	:	1110B	10111111B
K07	:	1110B	01111111B
K08	:	1101B	11111110B
K09	:	1101B	11111101B
K10	:	1101B	11111011B
K11	:	1101B	11110111B
K12	:	1101B	11101111B
K13	:	1101B	11011111B
K14	:	1101B	10111111B
K15	:	1101B	01111111B
K16	:	1011B	11111110B
K17	:	1011B	11111101B
K18	:	1011B	11111011B
K19	:	1011B	11110111B
K20	:	1011B	11101111B
K21	:	1011B	11011111B
K22	:	1011B	10111111B
K23	:	1011B	01111111B

(1) Explanation of program

The program explained here is the one used in **CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM** with some modifications to its input/output interface.

<Registers used>

XA, BC, HL

<RAM used>

RAM is placed from address 20H of memory bank 0.

; LED display digit number. Changes every 2 ms as follows. LEDDIG: 1 word ; $0111B \rightarrow 1011B \rightarrow 1101B \rightarrow 1110B$; Performs coding of key source and key return. KEYCODE: 2 words 2 words ; Key return KEYR: KEYRB: 2 words ; Previous key return ; Timer for counting key on time KEYTIM: 2 words KEYS: 1 word ; Key source : Previous key source KEYSB: 1 word KEYCATT: 1 word ; Key chattering counter ; Flag KEYF: 1 word ; If 1, key on KEYONF: 1 bit ; If key is held down 2 seconds or more, becomes 1. KEYON2SF: 1 bit ; If 1, main unit keyed on. HTKEYONF: 1 bit ; If 1, ends key scan. KEYCHKF: 1 bit

<Nesting>

1 level (6 words)

<Hardware used>

Port: Ports3, 6, 7

<Initial setting>

- Sets port3 to output mode.
- · Sets ports6 and 7 to input mode and specifies connection of on-chip pull-up resistor.


<Start-up procedure>

Set basic interval timer interrupts are to be generated every 2 ms.

Use the LED display digit counter (LEDDIG) for the 8 ms timer for key check.

Use key decoding of the main routine to judge key scan end and process each key.

(2) Flowchart



(3) Program example

DSEG0 DSE	G 0	AT 20H	; Stores from address 20H of memory bank 0.
LEDDIG:	DS	1	; LED display digit number
KEYCODE:	DS	2	; Performs coding of key source and key return.
KEYR:	DS	2	; Key return
KEYRB:	DS	2	; Previous key return
KEYTIM:	DS	2	; Timer for counting key on time
KEYS:	DS	1	; Key source
KEYSB:	DS	1	; Previous key source
KEYCATT:	DS	1	; Key chattering counter
KEYFLG:	DS	1	; Flag
KEYONF	EQU	KEYFLG.3	; If 1, key on
KEYON2SF	EQU	KEYFLG.2	; If 1, key is held down 2 seconds or more.
HTKEYONF	EQU	KEYFLG.1	; If 1, main unit key on.
KEYCHKF	EQU	KEYFLG.0	; If 1, ends key scan
;**** KEYR d	ata ****	: *	
KEYR_1	EQU	11111110B	
KEYR_2	EQU	11111101B	
KEYR_3	EQU	11111011B	
KEYR_4	EQU	11110111B	
KEYR_5	EQU	11101111B	
KEYR_6	EQU	11011111B	
KEYR_7	EQU	10111111B	
KEYR_8	EQU	0111111B	
: <subrout< td=""><td>tine initiali:</td><td>zation></td><td></td></subrout<>	tine initiali:	zation>	
MOV	A,#0F		
OUT	PORT3		
MOV	XA,#0		
MOV	PMGA,		; Sets port3 to output mode, and port6 to input mode.
MOV	XA,#3	4 H	
MOV	PMGB,		; Sets ports2, 4 and 5 to output mode, and port7 to input mode.
			A transfer of the contract of

XA,#0C1H

PMGA, XA

MOV

MOV

; Connects on-chip pull-up resistor to ports1, 2

; Connects on-chip pull-up resistor to ports0, 6

and 7.

```
;Main routine
Key decode
KEYDEC:
                                     ; If 1, ends key scan.
       SKT
             KEYCHKF
       BR
              KEYEND
       CLR1
              KEYCHKF
                                     ; If 1, key on
       SKT
              KEYONF
              KEYOFF
       BR
     Key on processing
       BR
              KEYEND
KEYOFF:
    Key off processing
KEYEND:
     ; <Subroutine 100 ms timer>
    Key on time count
       MOV
              XA KEYTIM
       MOV
              HL, XA
              _{
m HL}
       INCS
       NOP
       MOV
              XA, HL
       MOV
               KEYTIM, XA
                                      ; Key on time count timer + 1
```

```
; <Subroutine 2 ms basic interval timer interrupt>
Key check
KEYCHK:
                  A, LEDDIG
         VOM
                                               ; 8 ms?
         SKE
                  A, #0111B
                  A,#0H
         VOM
                                               ; Port3 ← 0
         OUT
                  PORT3, A
                  XA,#0FFH
         MOV
                                               ; Ports4, 5 ← ALL1
                  PORT4, XA
         OUT
                  XA, PORT6
         IN
                  BC,#0FFH
         MOV
                                                ; Ports6, 7 = ALL1?
                  XA,BC
         SKE
                  KEYCHK1
         BR
                                                ; If 1, key on
                  KEYONF
         SKT
         RET
                                                ; Chattering counter + 1
                  KEYCATT
         INCS
         NOP
                  A, KEYCATT
         MOV
                                                ; Key matches 3 times?
                  A, #ODH
         ADDS
         RET
         VOM
                  A,#0H
                                                ; Chattering counter ← 0H
                  KEYCATT, A
         VOM
                                                ; KEYONF ← 0
                  KEYONF
         CLR1
                                                ; If 1, ends key scan.
         SET1
                  KEYCHKF
         RET
KEYCHK1:
                   A, #1110B
         MOV
                                                ; Key source ← 1110B
          MOV
                   KEYS, A
KEYCHK2:
                                                ; Port3 ← 1110B
          OUT
                   PORT3, A
                                                ; Waits for key source stabilization time.
          NOP
          NOP
          NOP
          NOP
          NOP
                   XA, PORT6
          IN
                                                ; Key return ← ports6, 7
          MOV
                   KEYR, XA
          MOV
                   BC, #0FFH
                                                ; Ports6, 7 = ALL1?
                   XA,BC
          SKE
                   KEYCHK3
          BR
                                                ; CY ← 1
                   CY
          SET1
                   A, KEYS
          MOV
          ADDC
                   XA, XA
                                                ; Shifts 1 bit of key source to left.
                   KEYS, A
          MOV
          SKE
                   A, #0111B
                   KEYCHK2
          BR
          RET
```

```
KEYCHK3:
```

```
MOV
         A, KEYS
         HL, #KEYSB
MOV
                                        ; Key source = KEYSB?
         A,@HL
SKE
         KEYCHK23
BR
MOV
         A, KEYR
         HL, #KEYRB
MOV
                                        ; Key return = KEYRB?
         A,@HL
SKE
         KEYCHK23
BR
         A, KEYR+1
VOM
VOM
         HL, #KEYRB+1
                                        ; Key return + 1 = KEYRB + 1?
         A,@HL
SKE
         KEYCHK23
BR
                                        ; Chattering counter + 1
         KEYCATT
INCS
NOP
MOV
         A, KEYCATT
                                        ; Key matches 3 times?
         A, #0DH
ADDS
RET
;
```

; <Subroutine end of chattering elimination>

```
SET1 KEYONF
CLR1 KEYON2SF
MOV XA,#0H
MOV KEYTIM,XA ; Starts 2s timer.
SET1 KEYCHKF ; If 1, ends key scan.
RET
```

; <Subroutine key contents different from previous time>


KEYCHK23:

3:		
MOV	A, KEYS	
MOV	KEYSB, A	; KEYSB \leftarrow key source
VOM	XA,KEYR	
MOV	KEYRB, XA	; KEYRB \leftarrow key return
VOM	A,#0H	
MOV	KEYCATT, A	; Chattering counter ← 0
RET		

CHAPTER 10 SUBROUTINES

10.1 Data Transfer

Up to 16 words of data is exchanged between memory bank 0 and the memory bank selected by MBE-MBS. The start address of each area is specified by the DE register (memory bank = 0) and HL register (memory bank = MBE-MBS). The data length (number of words) is specified by the B register. In this case, the address specified by the HL register and DE register must not span more than 2 lines.



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.


Number of steps: 9 steps (9 bytes)Registers used: A, E, DE, HL

EXCH	CSEG	INBLOCK
EXCH:		
	XCH	A,@DE
	XCH	A,@HL+
	XCH	A,@DE
	INCS	E
	NOP	
	DECS	В
	BR	EXCH
	RET	

10.2 Data Comparison

Up to 16 words of data of memory bank 0 and the memory bank selected by MBE-MBS are compared.

The start address of the data to be compared is specified by the DE register (memory bank = 0) and HL register (memory bank = MBE·MBS). The data length (number of words) is specified by the B register. In this case, the address specified by the HL register and DE register must not span more than 2 lines. If two data are equal as a result of comparison, a skip is performed after a return.



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

· Number of steps: 10 steps (10 bytes)


· Registers used : A, B, DE, HL

COMP	CSEG	INBLOCK
	MOV	A,@DE
	SKE	A,@HL
	RET	
	INCS	L
	NOP	
	INCS	E
	NOP	
	DECS	В
	BR	COMP
	RETS	

10.3 Decimal Addition

Up to 16 digits (16 words) of decimal addition can be performed between memory bank 0 and the memory bank selected by MBE-MBS. The address of the lowest digit of the data for decimal addition is specified by the DL register and HL register. The number of digits will be 10H minus the value of the L register. In this case, the data memory address indicated by @DL is 000H to 0FFH (memory bank 0) regardless of the value of MBE-MBS, and the data memory address indicated by @HL is the memory bank range indicated by the value of MBE-MBS.

The result of this decimal addition is stored to the data area addressed by the DL register. The overflow generated will be left to the carry flag (CY).



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

Number of steps: 9 steps (9 bytes)

· Registers used : A, D, HL


DECADD	CSEG	INBLOCK
	CLR1	CY
LOOP:		
	VOM	A,@DL
	ADDS	A,#6
	ADDC	A,@HL
	ADDS	A,#0AH
	XCH	A,@DL
	INCS	L
	BR	LOOP
	RET	

10.4 Decimal Subtraction

Up to 16 digits (16 words) of decimal subtraction can be performed between memory bank 0 and the memory bank selected by MBE-MBS.

The lowest address of the data area to which the minuend for decimal subtraction is stored is specified by the DL register. The lowest address of the data area to which the subtrahend is stored is specified by the HL register. The number of digits will be 10H minus the value of the L register. In this case, the data memory address indicated by @DL is 000H to 0FFH (memory bank 0) regardless of the value of MBE·MBS, and the data memory address indicated by @HL is the memory bank range indicated by the value of MBE·MBS.

The result of this decimal subtraction is stored to the data area indicated by the HL register. Any borrow generated will be left on the carry flag (CY).



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

· Number of steps: 19 steps (19 bytes)


Registers used : A, D, HLStacks used : 2 words

DECSUB	CSEG	INBLOCK
	PUSH	$^{ m HL}$
	CLR1	CY
LOOP0:		
	MOV	A,@DL
	SUBC	A,@HL
	ADDS	A,#0AH
	XCH	A,@HL
	INCS	${f L}$
	BR	LOOP0
	POP	HL
	SKT	CY
	RET	
LOOP1:	CLR1	CY
	MOV	А,#ОН
	SUBC	A, @HL
	ADDS	A,#0AH
	XCH	A,@HL
	INCS	L
	BR	LOOP1

RET

10.5 Binary/Decimal Conversion

Binary 8-bit data in the data memory is converted to BCD and the result is stored both in the data memory where the data existed before the conversion and in the address 1 word higher.



If the lower 4 bits of the binary 8-bit data is X, and the higher 4 bits is Y, this operation can be expressed as follows:


This can be expressed in the following way.

(X (binary) + Y (binary)
$$\times$$
 10) + Y (binary) \times 6


Here, X and Y are binary numbers. Therefore, X and Y of $(X + Y \times 10)$ are first converted to decimal numbers, and 6 is added Y times. In this case, decimal adjustment is performed for each addition.

In this manner, a decimal value converted from a binary value can be obtained.

(1) RAM



(2) Flow chart



(3) Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

• Number of steps: 24 steps (32 bytes)


· Registers used : A, E, HL

	PUBLIC	WORK		
BDDATA	DSEG	AT	10н	
WORK: BDCNV	DS CSEG	3H		
	MOV MOV XCH	A,#0H WORK + A,WORK A,E		
	MOV	A,WORK		
BD:	MOV ADDS BR	HL,#WOR A,#6H ADD10	К	; Decimal adjustment for the first digit
	MOV INCS MOV	@HL,A L A,#7H		; Increments the second digit
	ADDS BR	A,@HL ADD10		; Decimal adjustment
CTLOOP:	INCS	WORK +	2	; Increments the third digit
CILOUP:	MOV	@HL,A		; Add 6 for number of times expressed by the value of the second digit
	DECS BR RET	E BDX2		
BDX2:	MOV	A,WORK		
	ADDS BR	A,#6H BD		
ADD10:	ADDS	A,#0AH		
	NOP BR	CTLOOP		

10.6 8-bit Multiplication

8-bit binary multiplication can be performed by using work area WORKA for the multiplicand and work area WORKC for the multiplier, in the data memory.

The upper 8 bits of the result of this multiplication is stored to WORKA, and the lower 8 bits of the result to WORKB. However, WORKA and WORKB are continuous from the lower address, and the memory bank of these work areas is selected by MBE-MBS. The memory bank for WORKC is memory bank 0.



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

Number of steps: 38 steps (50 bytes)Registers used: XA, BC, DE, HL

· Stacks used : 2 words

	PUBLIC	WORKA, WORKB, WORK	
ВТ.ТМП	DSEG	AT	20H
WORKC:	DS	2H	
WORKB:	DS	2H	
WORKA:	DS	2H	
MULT8	CSEG	INBLOCK	
	VOM	XA,#00H	
	MOV	WORKB, XA	Ą
	VOM	C,#1H	
LOOP:			
	MOV	В,#3Н	
	MOV	HL, #WOR	ΚB
	MOV	A,#0H	

SHLOOP: XCH A, @HL+NOP DECS В BR SHLOOP XCH Α,Β FIGURE: DECS В ADD BRDECS С BR LOOP RET ADD: PUSH BCCLR1 CYB, #1H MOV DE, #WORKC MOV HL, #WORKB MOV ADLOOP: VOM A,@DE ADDC A,@HL A,@HL+ XCH L INCS NOP INCS E NOP DECS В ADLOOP BR POP BCVOM HL, #WORKA CY NOT1 SKT CYINCA: INCS @HL BR FIGURE

INCS


NOP BR \mathbf{L}

INCA

10.7 16-bit Multiplication

16-bit binary multiplication can be performed by using the 16-bit work area WORKA for the multiplicand and the 16-bit work area WORKC for the multiplier, in the data memory.

The upper 16 bits of the result of this multiplication is stored to WORKB, and the lower 16 bits of the result to WORKA. However, WORKA and WORKB are continuous from the lower address, and their memory bank is determined by MBE·MBS. The memory bank for WORKC is memory bank 0.



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

Number of steps: 39 steps (51 bytes)Registers used: XA, BC, DE, HL

• Stacks used : 2 words

```
PUBLIC
                 WORKA, WORKB, WORKC
DMLT16
         DSEG
                 AT
                           20H
WORKC:
         DS
                  4 H
         DS
                  4 H
WORKB:
                  4 H
WORKA:
         DS
MULT16
         CSEG
                  INBLOCK
         MOV
                  XA,#00H
         MOV
                  WORKB, XA
         MOV
                  WORKB+2,XA
         MOV
                  C,#3H
LOOP:
                  В,#7Н
         VOM
                  HL, #WORKB
         MOV
                  A,#0H
         MOV
SHLOOP:
         XCH
                  A,@HL+
         NOP
         DECS
                  В
         BR
                  SHLOOP
         XCH
                  А,В
FIGURE:
         DECS
                  В
         BR
                  ADD
         DECS
                  С
                  LOOP
         BR
         RET
ADD:
         PUSH
                  ВC
         CLR1
                  CY
         VOM
                  B,#3H
         MOV
                  DE, #WORKC
                  HL, #WORKB
         MOV
ADLOOP:
         MOV
                  A,@DE
                  A,@HL
         ADDC
         XCH
                  A, @HL+
         NOP
         INCS
                  Ε
         NOP
         DECS
                  В
                  ADLOOP
         ВŔ
         POP
                  BC
                  HL, #WORKA
         VOM
         NOT1
                  CY
         SKT
                  CY
INCA:
                   @HL
         INCS
                  FIGURE
         BR
         INCS
                  L
         NOP
```

BR


INCA

10.8 Binary Division (16-bit + 8-bit)


Binary division can be performed by using the 16-bit work areas WORKB and WORKC for the dividend and the 8-bit work area WORKD for the divisor, in the data memory.

The higher 8-bits of the quotient is stored to WORKC and the lower 8-bits of the quotient is stored to WORKB, and the remainder is stored to WORKA.

However, WORKA, WORKB, and WORKC have the same row address and are continuous from the lower address. In addition, the column address of WORKD must be the same as that of WORKA. All of these work areas must lie in the same memory bank.



1



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

• Number of steps: 42 steps (59 bytes)

· Registers used : XA, B, D, HL

	PUBLIC	WORKA, WOF	RKB, WORKC, WORKD
DIV8D0	DSEG	AT	20H
WORKA:	DS	2H	
WORKB:	DS	2H	
WORKC:	DS	2н	
DIV8D1	DSEG	AT	30H
WORKD:	DS	2H	
DIV8	CSEG	INBLOCK	
	CLR1	MBE	
	MOV	B,#0H	
	MOV	XA,#00H	
	VOM	WORKA, XA	
LOOP:			
	MOV	HL, #WORK	A
	SET1		
	SKT	(WORKA +	5).3
	CLR1	CY	
ROTAT:			
		A, @HL	
		A,@HL	
		@HL,A	
	INCS	L	
	NOP	T #/NODV	A + 6 AMD OFF
	SKE	ROTAT	A + 6) AND 0FH
	BŘ	ROTAL	
	CLR1	CY	
	MOV	HL, #WORK	D
	MOV	D,#WORKA	SHR 4

SUB:

A,@DL MOV A,@HL SUBC A,@DL XCH L

INCS

L, #(WORKA + 2) AND 0FH SKE

BRSUB

SKT CYSETB0 BR

WORKB.0 SKT BR ADD

FIGCNT:

INCS В BRLOOP

RET

ADD:

CYCLR1

L, #WORKA AND OFH MOV

ADDLP:

A,@DL MOV A, @HL ADDC A,@DL XCH L INCS

L, #(WORKA + 2) AND 0FH SKE

BR ADDLP BRFIGCNT

SETB0:


WORKB.0 SET1 BRFIGCNT

10.9 Binary Division (16-bit + 16-bit)

Binary division can be performed by using the 16-bit work area WORKA for the dividend and the 16-bit work area WORKC for the divisor, in the data memory.

The quotient is stored to WORKA, and the remainder to 16-bit work areas WORKB.

However, WORKA and WORKB are continuous from the lower address, and their memory bank is 0. The memory bank for WORKC is selected by MBE-MBS.



Program example

This program is not used in CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM.

- Number of steps: 49 steps (63 bytes)

• Registers used : A, B, DE, HL

	PUBLIC	WORKA, WOF	RKB,WORKC
DDIV16	DSEG	AT	20H
WORKA: WORKB: WORKC:	DS	4 H 4 H 4 H	
DIV16	CSEG .	INBLOCK	
CLRB:	VOM	DE,#WORKI	В
CLRD:	MOV XCH INCS NOP	A,#0H A,@DE E	
	SKE BR	E,#(WORKI	B + 4) AND OFH
LOOP:	MOV	В,#0СН	
	MOV MOV	DE,#WORKA	A
SHFT:	XCH INCS NOP SKE	•	A + 8) AND 0FH
SUB:	BR	SHFT	
	MOV MOV CLR1	DE, #WORK HL, #WORK CY	
SLOOP:	MOV SUBC XCH INCS NOP INCS NOP SKE BR	A, @DE A, @HL A, @DE L E L, #(WORK SLOOP	A + 4) AND OFH

```
NOT1
                 CY
        SKT
                 CY
                 D0
        BR
        VOM
                 DE, #WORKΛ
                 A,@DE
        XCH
                 A,#1H
        ADDS
                 A,@DE
        XCH
                 SUB
        BR
D0:
                 DE, #WORKB
        MOV
        VOM
                 HL, #WORKC
ADD:
                 A,@DE
        MOV
                 A,@HL
        ADDC
                 A,@DE ·
        XCH
        INCS
                 L
        NOP
         INCS
                 E
        NOP
                 E, \#(WORKB + 4) AND 0FH
         SKE
                 ADD
         BR
         INCS
                 В
                 LOOP
        BR
        RET
```

CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM


This chapter presents system program examples created using the application programs described in chapters until the previous chapter. The application programs used of those described in chapters until the previous chapter are shown below.


- 3.3 Remote Control Signal Reception Application
- 4.2.1 Melody output
- 8.1 Application Example in SBI Mode CHAPTER 9 KEY INPUT SUBROUTINE

11.1 Program Outline

This program automatically presents a musical performance by inputting tone length data according to the musical scale data and keying duration by the momentary keys or remote control keys likened to a keyboard.

The entire flowchart is shown below.





Notes 1. Use of application software of 4.2.1 Melody output

- 2. Use of application software of 3.3 Remote Control Signal Reception Application
- 3. Use of application software of CHAPTER 9 KEY INPUT SUBROUTINE
- 4. Use of application software of 8.1 Application Example in SBI Mode

11.2 System Configuration

This system uses the μ PD750008 as its device and controls output to the 14-segment LCD driver, 7-segment LED driver and piezoelectric buzzer by key matrix or remote control input.

Figure 11-1 shows the system configuration.

Remote 7-segment LED 14-segment LCD control transmitter Key matrix Digit Key Key return source Segment Infrared receptor SBI LCD driver μPD750008 PPO Piezoelectric buzzer

Figure 11-1. System Configuration

Key matrix

: Consists of MODE, UP, DOWN, END, WAIT and musical scale keys.

Infrared receptor

Receives NEC format infrared code.

MODE, UP, DOWN, END, WAIT and musical scale keys are coded.

7-segment LED

: The 4-digit 7-segment LED displays "PROG", "PLAY," "PAUS" modes and tone length of

100 ms to 900 ms. Digit signals are also used as key source signals of the key matrix.

LCD driver

: Displays performance data or musical scale being output on 8-digit 14-segment LCD with

SBI format serial data.

Piezoelectric buzzer: Outputs data of the key pressed or perfor-mance data.

11.3 Port Assignment

Table 11-1. μ PD750008 Port Assignment (1/2)

Pin Number	Pin Name	1/0	Dual- Function Pin	Function	After Reset	Active Value	Initial Set Value
15	P00	Input	INT4	Unused (connected to GND) Input			ln
14	P01	I/O	SCK	Serial shift clock		L	н
13	P02	I/O	SO/SB0	Serial bus line with LCD driver	_	н	
12	P03	1/0	SI/SB1	Unused (connected to GND)		-	ln
19	P10	Input	INT0	Remote control input	Input	L	1n
18	P11		INT1	Unused (connected to GND)		_	In
17	P12		INT2	Unused (connected to GND)		-	ln
16	P13		TIO	Unused (connected to GND)			In
25	P20	1/0	PTO0	Piezoelectric buzzer	Input	L	H
24	P21		PTO1	Unused (connected to GND)			In
23	P22	1	PCL	Unused (connected to GND)		-	In
22	P23		BUZ	Unused (connected to GND)		_	In
9	P30	1/0	-	Digit output (LED7)/key strobe signal	Input	L	Н
8	P31	1	_	Digit output (LED6)/key strobe signal		L	Н
7	P32			Digit output (LED5)/key strobe signal	l E	L	Н
6	P33			Digit output (LED4)/key strobe signal		L	Н
41	P40	1/0	Segment output (D.P.)		High level (with	L_	Н
40	P41	1		Segment output (g)	on-chip pull-up resistor) or	L	Н
39	P42	1		Segment output (f)		L	Н
38	P43			Segment output (e)	high impedance	L	H
37	P50	1/0	-	Segment output (d)	High level (with	L	Н
36	P51			Segment output (c)	on-chip pull-up	L	Н
35	P52	1		Segment output (b)	resistor or	L	Н
34	P53	1		Segment output (a)	high impedance	L	Н
33	P60	1/0	KR0	Key input pin	Input	L	Н
32	P61		KR1 Key input pin			L	Н
31	P62	KR2		Key input pin		L	Н
30	P63	KR3 Key input pin			L	Н	
29	P70	I/O	I/O KR4 Key input pin		Input	L	Н
28	P71	1	KR5	Key input pin		Ĺ.	Н
27	P72		KR6	Key input pin		L	Н
26	P73		KR7 Key input pin			L	Н
11	P80	1/0	-	Unused (connected to GND)	Input	_	In
10	P81		_	Unused (connected to GND)		_	In

Table 11-1. μ PD750008 Port Assignment (2/2)

Pin Number	Pin Name	I/O	Dual- Function Pin	Function	After Reset	Active Value	Initial Set Value
4	X1, X2	Input	_	Main system clock oscillation	Input	_	
5				crystal/ceramic connection pin		_	
1	XT1	Input		Unused (connected to GND)	Input		In
2	XT2	_	1	Unused (connected to GND)	_		In
3	RESET	Input	-	System reset input pin		L	_
20	1C	_	_	Unused (connected to GND)		_	ln
21	Voo		-	Unused (connected to GND) -			In
42	Vss			Unused (connected to GND)			ln

읶

THIS APPLICATION PROGRAM

State Transition Table

Table 11-2. State Transition Table

	Key Input	Mode Key		Musical Scale Key		END Key			
Mode		Key On 2 Secs. or More	Key On Less than 2 Secs.	Key On	Key Off	Key On	Key Off	UP Key	DOWN Key
PROG	Function	Switches to PAUS mode.	Switches whether data input is performed from the start data or last data.	Judges the musical scale keys and outputs musical scales. Also counts tone length.	Output silent tone and stops tone length count. Stores musical scale and tone length data at performance address and moves to the next address.	Outputs silent tone and counts tone length counter.	Stops tone length count and stores repeat code and tone length data (repeat time) at performance address. Addresses are not changed.	Increments perform- ance address by +1, and outputs performance data musical scale during key on. After key off, outputs silent tone.	Decrements performance address by -1, and outputs perform- ance data musical scale during key on. After key off, outputs silent tone.
	LED display	PAUS	Prog	Prog	Prog	Prog	Prog	Prog	Prog
	LCD display	END_	EX. 008-END	EX. 000-DO	EX. 001-RE	EX. 127-WAIT	EX. 127-END_	EX. 004-SO	EX. 006-SI_+
PLAY	Function	Switches to PROG mode. Inputs data from rest of performance address.	Aborts automatic performance and switches to PAUS mode.	Does not accept.		Returns performance address to address 000 and restarts automatic performance.	Does not accept.	Increments relerence time by +1. LED displays reference time for 1 second and then returns to mode display.	Decrements reference time by -1. LED displays reference time for 1 second and then returns to mode display.
	LED display	Prog	PASU	PLAY		PLAY		EX. 300 → PLAY	EX. 100 → PLAY
	LCD display	EX. 007-DO_+	END_	ID_ EX. 006-SI_		EX. 000-DO		EX. 000-DO	
PAUS	Function	Switches to PROG mode. Inputs data from rest of performance address.	Aborts automatic performance and switches to PLAY mode.	Judges the musical scale keys and outputs musical scales. Does not count tone length.	Outputs silent tone. Does not store data. Addresses are not changed either.	Returns perform- ance address to address 000, LCD displays address 1 second.	Does not accept.	Increments reference time by +1. LED displays reference time for 1 second and then returns to mode display.	Decrements reference time by -1. LED displays reference time for 1 second and then returns to mode display.
	LED display	Prog	PLAY	PAUS	PASU	PAUS		EX. 300 → PAUS	EX. 100 → PAUS
	LCD display	EX. 003-FA	EX. 004-SO	EXLA#1	END_	EX. 000-END → (aft	er 1 sec.) →END_	END_	END_

Remark PROG mode is set at the time of reset start.

11.5 Explanation of Function by Key

A key is valid when it is pressed while no other keys are pressed. If a key is pressed, other keys are not valid even if they are pressed (multiple pressing) until the key is released.

When no key on the key matrix is pressed, remote control input is accepted.

For the key matrix configuration, refer to 11.7 Hardware Configuration.

Each key is explained below.

11.5.1 MODE key

Pressing any key for 2 seconds or more switches between PAUS mode and PLAY mode.

In PROG mode, performance data can be input by the musical scale keys. Furthermore, pressing the MODE key for 2 seconds or shorter can switch whether data input is performed from the start (start of performance data memory) data or the end (address FnH) data.

In PLAY mode or PAUS mode, automatic performance is possible by the performance data input in PROG mode. Furthermore, double pressing of the MODE key can switch whether performance should be started or paused.

The operation and display of the MODE key are shown below.

	MOD	7-Segment LED			
Mode	Pressing 2 Seconds or More	Pressing 2 Seconds or Shorter	(LED4, LED5, LED6, LED7) Display		
PROG mode	Switches to PAUS mode.	Switches whether data should be input from the start or end.	8889		
PLAY mode	Switches to PROG mode (data is input from the end).	Aborts automatic performance and sets PAUS mode.	8889		
PAUS mode (pause)		Restarts automatic performance and sets PLAY mode.	BBB5		


PROG mode is set at the time of reset start.

11.5.2 UP/DOWN key

In PROG mode, each press of the UP/DOWN key increments/decrements the performance data address, and the musical scale of the data is displayed on an LCD while the key is held down.

In PLAY mode or PAUS mode, each press of the UP/DOWN key increments/decrements reference time T and displays it on an LCD. If the display reaches the maximum/minimum, the display returns to the mode display approximately 1 second after.

The operation and display of the UP/DOWN key are shown below.



T = 200 ms at the time of reset start

11.5.3 Musical scale keys

The following 15 keys on the key matrix are called musical scale keys.


These keys are valid only in PROG mode or PAUS mode.

In PROG mode, the musical scale corresponding to each key or silent tone is output while the key is pressed, and the output musical scale is displayed. When the key is released, the musical scale and tone length data output to the performance memory area is written and the musical scale data to be output at the next address is displayed.


In PAUS mode, the musical scale corresponding to each key or silent tone is output while the key is pressed, and the output musical scale is displayed.

An operation example is shown below.

In PROG mode (14-segment LCD)




In PAUS mode (14-segment LCD)




Pressing a musical scale key generates 8-bit data and reads it to the performance memory area sequentially. The lower 4 bits correspond to the musical scale data and the higher 4 bits correspond to the tone length data. The tone length data is a multiple of reference time (T).

When the tone length data is FXH, a repeat operation that repeats performance from the beginning is performed. A maximum of 128 data items can be stored in the performance data memory.



Contrarily, data can also be extracted from the performance memory area to repeat performance.




11.5.4 END key

In PROG mode, each press of the END key writes a repeat code (FnH). n is determined by the duration of key pressing.

In PLAY mode or PAUS mode, the END key returns the performance data address to the start.

An example of operation in PROG mode is shown below.

14-segment LCD



11.5.5 Other keys


Pressing these keys performs no operation.

11.6 Explanation of Display


11.6.1 LED display

LED display is used for time display when mode display and reference time T are set. Example of display patterns are shown below.


PROG mode display




PLAY mode display




PAUS mode display



Reference time (T) display (300 ms setting)



Number display pattern




11.6.2 LCD display

This is used to display performance data and addresses.

LCD display is performed by transferring character codes to the LCD controller/driver in SBI mode. Display examples are shown below.


SI + key on



WAIT key on

When performance data is a repeat code

11.7



11.8 Application Program

```
; * * *
                         Application program
; Module name
                   MAIN
         NAME
                                            ; Stack size specification
         STKLN
                   40
              MBE=0, RBE=0, INIT
                                            ; RSET
    VENT0
                                            ; INTBT/INT4
              MBE=0, RBE=1, INTBT
    VENT1
              \mathtt{MBE} = 0, \mathtt{RBE} = 1, \mathtt{INT}0
                                            ; INTO
    VENT2
                                            ; SBI
    VENT4
              MBE=0, RBE=1, SBI
                                            ; Stores from address 20H of memory bank 0.
                                  20H
DSEG0
         DSEG
                             AT
                                            : Performs coding of key source and key return.
                             2
KEYCODE:
                   DS
                                            ; Key return
                    DS
                             2
KEYR:
                    DS
                             2
KEYRB:
                                            : Performance data address
                             2
                    DS
MUS:
                                            ; Key on time count timer
                             2
KEYTIM:
                    DS
                                            ; LCD display area
                             16
                    DS
LCD:
                                             ; Stores data received with remote control.
                    DS
                             2
WORK:
                                             ; Stores valid remote control data code.
                    DS
                             2
RMDATA:
                             1
                                             ; Key source
                    DS
KEYS:
                    DS
                             1
KEYSB:
                                             ; Key chattering counter
                             1
KEYCATT:
                    DS
                                             ; Flag
                    DS
KEYFLG:
                                             : Musical scale data
                              1
                    DS
TONE:
                              1
                                             ; Flag
                    DS
TONEFLG:
                                             ; Base timer (1.95 ms count up)
                              1
                    DS
B TIM:
                                             ; 50 ms, 100 ms count timer (9.75 ms count up)
                    DS
                              1
B TIMC:
                                             ; LED display timer
                    DS
                              1
DISPTIM:
                                             : Tone length data
                              1
                    DS
TONETIM:
                                             ; Reference time
                              1
                    DS
T_TIM:
                                             : Reference time counter
                              1
T_TIMC:
                    DS
                                             ; Remote control repeat timer
                              1
                    DS
RPTIM:
                                             ; Remote control repeat code counter
                              1
                    DS
RPCODE:
                                             : LED display digit number
                              1
                    DS
LEDDIG:
                                             ; Mode setting 0:PROG, 1:PLAY, 2:PAUS
                    DS
                              1
MODE:
                                             ; HEX → DEC
                              3
DEC:
                    DS
                                             ; 1s counter
                    DS
                              1
LCDTIM:
                                             ; Flag
                              1
                    DS
LCDFLG:
                                             ; Indicates which data is being transferred.
                    DS
                              1
MODESBI:
                                             : Reader code scan counter
                              1
                    DS
LDCODE:
```

```
; Indicates which edge is being detected.
                  DS
                           1
MODEP:
                                         ; Flag
                           1
RMFLG:
                  DS
                                         ; If 1, key on
                  EQU
                           KEYFLG.3
KEYONF
                  EOU
                           KEYFLG.2
                                         ; If 1, key is held down 2 seconds or more.
KEYON2SF
                                         ; If 1, main unit key on
                           KEYFLG.1
                  EQU
HTKEYONF
                                         ; If 1, ends key scan.
                           KEYFLG.0
KEYCHKF
                  EQU
                           TONEFLG.0
                                         ; If 1, enables musical scale output.
TONE_F
                  EQU
                                         ; If 1, timer count start
                           TONEFLG.1
TM0_F
                  EQU
                                         ; If 1, refreshes LCD.
REFRES_F
                  EOU
                           LCDFLG.0
                                         ; If 1, starts remote control repeat timer count.
REP_F
                           RMFLG.0
                  EQU
: * * * * *
          LED character data
                                  ****
                                          ; "P"
                  EQU
                            00110001B
LED_P
                                         ; "R"
                  EQU
                            11110101B
LED_R
                                          ; "O"
                  EQU
                            11000101B
LED_O
                            00001001B
                                          ; "G"
LED_G
                  EQU
                                          ; "L"
                  EQU
                            11100011B
LED_L
                                          ; "A"
                            00010001B
LED_A
                  EQU
                                          ; "Y"
                  EQU
                            10001001B
LED_Y
                                          ; "U"
                  EQU
                            10000011B
LED_U
                                          ; "S"
                            01001001B
LED_S
                  EQU
                                          : "O"
LED_O
                  EQU
                            11000101B
                                          ; "_"
                            11111111B
LED__
                   EQU
; * * * * *
                            ****
           KEYR data
                   EOU
                            11111110B
KEYR 1
KEYR_2
                   EQU
                            11111101B
KEYR_3
                   EQU
                            11111011B
                            11110111B
KEYR_4
                   EQU
                   EQU
                            11101111B
KEYR_5
KEYR_6
                   EQU
                            11011111B
KEYR_7
                   EQU
                            10111111B
                            01111111B
KEYR_8
                   EQU
                                 ****
; * * * * *
              MAIN ROUTINE
                   INBLOCK
MAIN_C CSEG
INIT:
Initial setting
: Disables all interrupts
         DΙ
                                          : MBE ← 0
         CLR1
                   MBE
```

```
System clock setting
A,#0011B
       MOV
                                   : 0.95 µs, normal operating mode
       MOV
               PCC, A
Stack pointer setting
XA, #00H
       VOM
                                   : Stack pointer ← 00H
               SP, XA
       VOM
                                   ; Memory bank ← 0, Mk II mode
               SBS, A
       VOM
Input/output port setting
A,#0H
       MOV
               PORT2, A
        OUT
               PORT8, A
        OUT
               A,#OFH
        VOM
        OUT
               PORT3, A
               PORT4, A
        OUT
               PORT5, A
        OUT
        OUT
               PORT6, A
               PORT7, A
        OUT
               XA, #OFH
        MOV
                                   ; Sets port 3 to output mode, and port 6 to input mode.
               PMGS, XA
        MOV
                XA, #34H
        MOV
                                   ; Sets ports 2, 4, 5 to output mode, and port 7 to input
                PMGB, XA
        MOV
                                    mode.
                XA, #00H
        VOM
                                   ; Sets port 8 to input mode.
                PMGC, XA
        MOV
                                   ; Does not specify connection of on-chip pull-up resistor
                XA, #OC1H
        MOV
                                    for ports 1, 2, 3.
                                    ; Specifies connection of on-chip pull-up resistor for ports
                POGA, XA
        MOV
                                    0, 6, 7.
        MOV
                XA, #0H
                                    ; Does not specify connection of on-chip pull-up resistor
        MOV
                POGB, XA
                                    for port 8.
Hardware setting
XA, #00H
        MOV
                                    ; Disables watch mode.
                WM, XA
        MOV
                                    : Stops oscillation of timer/event counter.
                TMO, XA
        MOV
                                    ; Stops oscillation of timer counter.
                TM1,XA
        MOV
```

```
; Output enable flag ← 1
             TOE0
       SET1
             A,#0000B
       VOM
                               ; Sets high level interrupt.
       MOV
              IPS,A
       MOV
              XA, #8AH
                               ; Sets serial operating mode.
              CSIM, XA
       MOV
              RELT
       SET1
RAM clear setting
; MBE ← 1
       SET1
              MBE
                                ; Memory bank ← 0
              MB0
       SEL
       MOV
              A,#0H
              HL,#04H
       VOM
LOOP1:
       MOV
              @HL,A
       INCS
              L
      BR
              LOOPl
              Η
       INCS
              LOOP1
       BR
                                ; Memory bank ← 1
       SEL
              MB1
       MOV
              A,#0FH
LOOP2:
       VOM
              @HL,A
       INCS
       BR
              LOOP2
       INCS
              Н
              LOOP2
       ВŘ
                                ; Memory bank ← 0
       SEL
              MB0
                                ; MBE ← 0
              MBE
       CLR1
RAM setting
A, #ODH
       MOV
                                ; Initializes LDCODE.
              LDCODE, A
       MOV
              A, #0111B
       MOV
                                ; Initializes LEDDIG.
       MOV
              LEDDIG, A
       MOV
              A, #2H
                                ; Initializes T_TIM.
              T_TIM, A
       VOM
Basic interval timer setting
A,#1111B
       VOM
                                ; Timer start
              BTM, A
       MOV
```

```
; Enables basic interval timer interrupt (INTBT).
        EI
                 IEBT
                                      ; Enables all interrupts.
        ΕI
Main routine
MAIN:
                                      : Remote control decoding
                 ! RMDEC
        CALL
                                      ; Key decode
        CALL
                 ! KEYDEC
                                      ; LCD display data setting
        CALL
                 ! LCDDATA
                                      ; Melody output
        CALL
                 !TONEOUT
        CALL
                 !TIM
                                      ; Timer processing
        BR
                 MAIN
          TABLE LOOK UP
; * * * * *
$IC=TABLE.INC
; * * * * *
             SUBROUTINESE
$IC=SUB.INC
Remote control decoding
RMDEC:
                                      ; If 1, main unit key on
        SKF
                 HTKEYONF
         RET
                                      ; If 1, modulo register = count register
         SKTCLR IRQT1
         BR
                 MODEP7
        MOV
                 A, #0H
                                      ; MODEP ← 0H
                 MODEP, A
         VOM
                 A, #ODH
         VOM
                                      ; Initializes LDCODE.
                 LDCODE, A
         MOV
                                      ; Disables INTO interrupt.
                 IEO 
         DI
         RET
MODEP7:
         VOM
                 A, MODEP
                                      : MODEP = 7?
         SKE
                 A, #7H
         RET
                 A,#0H
         MOV
                                      ; MODEP ← OH
                 MODEP, A
         VOM
                                      ; Clears number of times of repeat code.
                 RPCODE, A
         MOV
                                      ; Clears 200 ms counter.
         MOV
                 PRTIM, A
                 XA, RMDATA
         MOV
                 HL,XA
         VOM
                 XA, #0EDH
         ADDS
         BR
                 MODEP7_1
         RET
```

```
\mathtt{MODEP7}_1:
        MOV
                XA, HL
                BC, #HIGH RM_T
        VOM
                !TABLE
        CALL
                                     ; BC register ← RMDATA is coded.
                BC,XA
        MOV
                KEYONF
        SKF
        RET
        SET1
                KEYONF
        MOV
                XA, #10H
                XA, BC
        SKE
                MODEP7_2
        BR
                KEYON2SF
        CLR1
                 XA,#0H
        VOM
                KEYTIM, XA
        MOV
MODEP7_2:
        MOV
                 XA, BC
        VOM
                 KEYCODE, XA
                 KEYCHKF
        SET1
        RET
Key decode
KEYDEC:
                                     ; If 1, ends key scan.
        SKT
                 KEYCHKF
        RET
                 KEYCHKF
        CLR1
                                      ; If 1, key on
        SKT
                 KEYONF
                 KEYOFF
        BR
        MOV
                 XA, KEYCODE
                                      ; Musical scale key on?
                 XA,#0F0H
        ADDS
        BR
                 ONKAI1
        ADDS
                 A, #0FH
                                      ; If 0, MODE key on
        BR
                 MODE1
         ADDS
                 A,#OFH
                                      ; If 1, UP key on
                 UPKEY1
         BR
                 A,#OFH
         ADDS
                                      ; If 2, DOWN key on
                 DOWN1
         BR
                                      ; If 3, END key on
         BR
                 ENDKEY1
 Musical scale key on
ONKAI1:
                                      ; PROG mode?
         MOV
                 A, MODE
                 A,#0H
         SKE
         BR
                 ONKAI1_1
                                      : Tone length data ← 0H
                 A,#0H
         MOV
```

```
T_TIMC, A
       MOV
               ONKAI1_2
        BR
ONKAI1_1:
               A,#2II
                                    ; PAUS mode?
        SKE
        RET
                                    ; Tone length data ← FH
               A, #0FH
       VOM
ONKAI1_2:
        VOM
               TONETIM, A
                                    ; TONE ← KEYCODE
               A, KEYCODE
        MOV
               TONE, A
        VOM
                TONE_F
        SET1
        RET
;-------
     MODE key (≥ 2s)
MODE1:
                KEYON2SF
        SKT
        RET
                A, MODE
        MOV
                                    ; PROG mode?
                A,#0H
        SKE
                MODE1_1
        BR
                A,#2H
        MOV
                                    ; MODE ← PAUS mode
                MODE, A
        VOM
        RET
MODE1_1:
        MOV
                A,#0H
                                    : MODE ← PROG mode
                MODE, A
        VOM
        CLR1
                TONE_F
        RET
UP key on
; -----
UPKEY1:
        MOV
                A, MODE
                                    ; PROG mode?
                A,#0H
        SKE
        BR
                UPKEY1_1
                XA, MUS
        MOV
                XA,#2H
        ADDS
        NOP
                                    : Performance data address + 2H
        VOM
                MUS,XA
        BR
                DOWN1_1
UPKEY1_1:
                A,T_TIM
        VOM
        SKE
                A,#9H
                                    ; Reference time + 1H
                T_TIM
        INCS
```

```
NOP
         BR
                   DOWN1_3
         DOWN key on
DOWN1:
         VOM
                   A, MODE
                                            ; PROG mode?
                   A,#0H
          SKE
         BR
                   DOWN1_2
                   XA, MUS
          MOV
          DECS
                   XA
          NOP
          DES
                   XΑ
          NOP
                                             ; Performance data address - 2
                    MUS, XA
          MOV
DOWN1_1:
                    XA, MUS
          MOV
                    HL, XA
          MOV
                    HL
          INCS
          NOP
                                             ; MBE ← 1
          SET1
                    MBE
                                             ; Memory bank ← 1
          SEL
                    MB1
                    A,@HL
          VOM
          NOP
                                             ; Memory bank ← 0
                    MB0
          SEL
                                             ; MBE ← 0
          CLR1
                    MBE
                                             ; Musical scale data ← @performance data address + 1
                    TONE, A
          MOV
                                             ; Outputs performance data during key on
                    TONE_F
          SET1
          RET
DOWN1_2:
                    A,T_TIM
          MOV
                    A, #1H
          SKE
          DECS
          NOP
                    T_TIM,A
                                             ; Reference time - 1
          MOV
DOWN1_3:
                    A, #0AH
          MOV
                                             ; Reference time display count start
                    DISPTIM, A
          VOM
          RET
```

```
; --------
      END key on
ENDKEY1:
        MOV
               A, MODE
                                    ; PROG mode?
               A,#0H
        SKE
        BR
               END2
                A, #0H
        VOM
                                    ; Tone length count start
                TONETIM, A
        VOM
                T_TIMC, A
        MOV
                ONKAI2_1
        BR
END2:
                TONE_F
        CLR1
        MOV
                A, MODE
                                    ; PLAY mode?
                A,#1H
        SKE
                END2 2
        BR
        MOV
                A,#0H
        MOV
                TONETIM, A
        MOV
                T_TIMC, A
END2_1:
        MOV
                XA,#0H
                                    ; Performance data address ← 0H
        MOV
                MUS,XA
        RET
END2_2:
                A,#0AH
        MOV
                                    ; LCD display timer (1 s) count start
                LCDTIM, A
        MOV
        BR
                END2_1
        key off
KEYOFF:
                XA, KEYCODE
        MOV
                                     ; Musical scale key off?
                XA,#OFOH
        ADDS
                ONKAI2
        BR
        END key off
; -------
                                    ; END key off?
                A,#3H
        SKE
                MODE2
        BR
                A, MODE
        MOV
                                     ; PROG mode?
                A,#0H
        SKE
        RET
        MOV
                XA, MUS
        MOV
                HL,XA
                A, TONETIM
        VOM
                В,А
        MOV
```

```
; MBE ← 1
         SET1
                  MBE
                                          ; Memory bank ← 1
                  MB1
         SEL
         MOV
                  A,#OFH
                                          ; @Performance data address ← FH
                  @HL,A
         MOV
                                          ; Performance data address + 1H
         INCS
                  _{
m HL}
         NOP
                  A,B
         VOM
                                          ; @Performance data address + 1 ← tone length data
         VOM
                  #HL,A
                                          ; Memory bank ← 0
                  MB0
         SEL
                                          ; MBE ← 0
                  MBE
         CLR1
         RET
; ---------
  Musical scale key off
; -------
ONKAI2:
         MOV
                  A,MODE
                                          ; PROG mode?
         SKE
                  A,#0H
                  ONKAI2_2
         BR
                                          ; A register ← TONETIM
                  A, TONETIM
         MOV
                  !TONE_S
         CALL
         VOM
                  XA, MUS
         ADDS
                  XA,#2H
         NOP
                                          ; Performance data address + 2H
                  MUS, XA
         VOM
                                          ; Performance data address + 1H
                  _{
m HL}
         INCS
         NOP
                                          ; A register ← TONE
         VOM
                   A, TONE
                   MBE
                                          ; MBE ← 1
         SET1
                                          ; Memory bank ← 1
                   MB1
         SEL
                                          ; @Performance data address + 1H ← TONE
         VOM
                   @HL, A
                                           ; Memory bank ← 0
         SEL
                   MB0
                   MBE
                                          ; MBE ← 0
         CLR1
ONKAI2_1:
                                           ; Outputs silent tone.
         CLR1
                   TONE_F
         RET
ONKAI2_2:
                                           ; PAUS mode?
          SKE
                   A, #2H
          RET
          BR
                   ONKAI2_1
```

```
Mode key (< 2s)
MODE2:
                                          ; MODE key off?
                  A,#0H
         SKE
                   ONKAI2_1
         BR
         SKF
                   KEYON2SF
         RET
                   A, MODE
         MOV
                                           ; PROG mode?
                   A,#0H
         SKE
                   MODE2_4
         BR
                   XA, MUS
         MOV
                                           ; Performance data address = 00H?
                   XA,#OFFH
         ADDS
                   MODE2_2
         BR
         BR
                   END2_1
\mathtt{MODE2}\_1:
          MOV
                   MUS, XA
MODE2_2:
                   XA, MUS
          MOV
                   HL,XA
          VOM
          SET1
                   MBE
          SEL
                   MB1
          MOV
                   A,@HL
                   MBO
          SEL
                   MBE
          CLR1
                                           ; @Performance data address = FH?
          SKE
                   A, #0FH
                   MODE2_3
          BR
          RET
MODE2_3:
          VOM
                   XA, MUS
                                           ; Performance data address + 2H > 256?
                   XA,#2H
          ADDS
                   MODE2_1
          BR
                   END2_1
          BR
MODE2_4:
                                           ; PLAY mode?
          SKE
                   A, #1H
                   MODE 2_5
          BR
                   A,#2H
          VOM
                                           ; MODE ← PAUS mode
                   MODE, A
          VOM
          BR
                    ONKAI2_1
 MODE2_5:
                   A,#1H
          VOM
                                           ; MODE ← PLAY mode
                    MODE, A
          MOV
          MOV
                    A,#0H
```

```
MOV
                  TONETIM, A
                  T_TIMC, A
         MOV
LCD display data setting
LCDDATA:
                                        ; If 1, refreshes LCD.
                  REFRES_F
         SKT
         RET
                                        ; REFRES_F ← 0
         CLR1
                  REFRES_F
; Address HEX \rightarrow DEC conversion
                  A,#0H
         VOM
                                        ; DEC \leftarrow 0H
         VOM
                  DEC, A
                  A, MUS
         MOV
                                        ; E register ← MUS
                  A,E
         XCH
                  A,MUS+1
         MOV
LCDHEX1:
                                        ; Decimal correction (1st digit)
                  HL, #DEC_1
         MOV
         ADDS
                  A,#6H
                  LCDHEX4
         BR
                                        ; Increments 2nd digit.
         MOV
                  @HL,A
                  L
         INCS
         VOM
                  A, #7H
                                        ; Decimal correction
                  A,@HL
         ADDS
         BR
                  LCDHEX4
                                        ; Increments 3rd digit.
         INCS
                  DEC ·
LCDHEX2:
                                        : Adds 6 to number of times of 2nd digit value.
         VOM
                  @HL,A
         DECS
                  \mathbf{E}
                  LCDHEX3
         BR
         BR
                  LCD1
LCDHEX3:
                  A, DEC+2
         VOM
                  A,#6H
         ADDS
                  LCDHEX1
         BR
LCDHEX4:
         ADDS
                  A,#0AH
         NOP
         BR
                  LCDHEX2
LCD1:
                  A, MODE
         MOV
                                         ; PAUS mode?
                  A,#2H
         SKE
```

```
LCD2
          BR
          MOV
                    A, LCDTIM
                                               ; LCD display timer (1 s) = 0?
          SKE
                    A, #0H
                    LCD2
          BR
                    XA,#2EH
          VOM
                                               ; Sets address 1st digit.
                     LCD, XA
          MOV
                                               : Sets address 2nd digit.
                     LCD+2, XA
          MOV
                                               ; Sets address 3rd digit.
                     LCD+4, XA
          MOV
                     LCD3
          BR
LCD2:
                     X,#0H
          MOV
                     A, DEC
          MOV
                                               ; Sets address 1st digit.
                     LCD, XA
          MOV
                     A, DEC+1
          MOV
                                                ; Sets address 2nd digit.
                     LCD+2, XA
          MOV
                     A, DEC+2
          MOV
                                                ; Sets address 3rd digit.
          MOV
                     LCD+4,XA
LCD3:
                     XA, #27H
          MOV
                                                ; "-" data setting
                     LCD+6, XA
          MOV
          MOV
                     XA, MUS
          MOV
                     HL,XA
                                                ; XA register ← @performance data address
                     XA,@HL
           MOV
           ADDS
                     XA, XA
                                                ; XA register × 4
                     XA, XA
           ADDS
           VOM
                     DE, XA
                     BC, #HIGH
                                  LCD_T
           MOV
                     !TABLE
           CALL
                                                ; Sets musical scale data 1st digit.
           MOV
                     LCD+8, XA
                     !TABLEINC
           CALL
                                                ; Sets musical scale data 2nd digit.
           MOV
                     LCD+10,XA
                     !TABLEINC
           CALL
                                                ; Sets musical scale data 3rd digit.
                     LCD+12, XA
           VOM
                      !TABLEINC
           CALL
                                                ; Sets musical scale data 4th digit.
                     LCD+14, XA
           MOV
                                                ; SB0 = high level?
                     PORT0.2
           SKT
           RET
                                                ; SCK = high level?
           SKT
                      PORT0.1
           RET
                                                ; CMDT set
           SET1
                     CMDT
           NOP
           NOP
                                                ; RELT set
           SET1
                      RELT
           NOP
           NOP
                                                ; SB0 = high level?
                      PORT0.2
           SKT
           RET
                                                ; CMDT set
           SET1
                      CMDT
           MOV
                      XA,#01H
```

```
; Shift register ← slave address (01H)
       VOM
               SIO, XA
       MOV
               A,#1H
                                  ; MODESBI ← 1H
               MODESBI, A
       MOV
                                  ; Enables SBI interrupt.
               IECSI
       EI
               XA,#1H
       MOV
                                  ; Slave address register ← 1H
               SVA, XA
       VOM
                                  ; REFRES_F ← 0
               REFRES_F
       CLR1
       RET
Melody output
TONEOUT:
                                  ; If 1, enables musical scale output.
               TONE_F
       SKT
               TONE0
       BR
               X,#0H ·
       VOM
               A, TONE
       VOM
       MOV
               BC, #HIGH
                        TONE_T
               !TABLE
       CALL
                                  ; Modulo register ← musical scale data
       MOV
               TMOD0, XA
               A, TONE
       VOM
       ADDS
               A,#2H
               TONE1
TONE0:
                                  ; Stops timer counter.
       VOM
               XA, #0H
                                  ; If 0, timer count start
               TM0_F
       CLR1
       BR
               TONE2
TONE1:
        SKF
               TM0_F
        RET
                                  ; Timer count start
        VOM
               XA, #7CH
               TM0_F
                                  ; If 1, stops timer counter.
        SET1
TONE2:
               TM0,XA
        MOV
        RET
Timer processing
:MIT
        VOM
               A,B_TIMC
                                  ; B_TIMC ≥ 100 ms?
               A, #0AH
        SKE
        BR
               TIM_50
Elapse of 100 ms
MOV
               A,#0H
        MOV
               B_TIMC, A
               REP_F
        SKT
```

```
TIM_51
          BR
                                              ; Remote control repeat timer + 1
          INCS
                    RPTIM
          NOP
                    A, RPTIM
          MOV
                                              ; Remote control repeat timer = 200 ms?
                    A,#2H
          SKE
                    TIM_51
          BR
          MOV
                    A,#0H
                                              : Clears PRTIM.
                    RPTIM, A
          MOV
                    A, RPCODE
          MOV
                                              ; Remote control repeat code counter = 0
                    A,#0FH
          ADDS
                    TIM_52
          BR
                                              : Remote control repeat code counter = 1
                    A,#0FH
          ADDS
                    TIM_54
          BR
                                              ; Remote control repeat code counter = 2
                    A,#OFH
          ADDS
                    TIM_54
          BR
                                              ; Remote control repeat code counter = 3
          ADDS
                    A, #OFH
          BR
                    TIM_54
TIM_52:
                    HTKEYONF
          SKF
                    TIM_51
          BR
                                              : Remote control repeat code counter = 0 or ≥ 4
                    KEYCHKF
          SET1
                                              ; KEYONF ← 0
                    KEYONF
          CLR1
                                              ; REP_F ← 0
          CLR1
                    REP_F
TIM_54:
                    A,#0H
          VOM
                                              ; Clears RPCODE.
                    RPCODE, A
          MOV
TIM_51:
          VOM
                    XA, KEYCODE
          MOV
                    HL,#10H
                    XA, HL
          SKE
                    TIM_101
          BR
          SKF
                    KEYON2SF
          BR
                    TIM_101
                    XA, KEYTIM
          VOM
                    HL, #14H
          MOV
                                              ; Key is held down 2 seconds or more?
                    XA, HL
          SKE
                    TIM_105
                                              ; If 1, key is held down 2 seconds or more.
                    KEYON2SF
          SET1
          SET1
                    KEYCHKF
TIM_101:
                    A, DISPTIM
          MOV
                                              ; LED display timer (1 s) is being counted?
                     A,#0H
          SKE
                     TIM_107
           BR
TIM_102:
                     A, LCDTIM
           MOV
                                              ; LED display timer (1 s) is being counted?
           SKE
                     A,#0H
                     TIM_108
           BR
TIM_103:
                     A, MODE
           MOV
```

```
; PROG mode?
       SKE
                A, #0H
                TIM_109
       BR
                                    ; Reference time counter + 1
                T_TIMC
        INCS
       NOP
       MOV
                A,T_TIM
       VOM
                L,A
                A, T_TIMC
       MOV
                                    ; Reference time = reference time counter?
        SKE
                A,L
                TIM_53
        BR
        VOM
                A,#0H
        MOV
                T_TIMC, A
        MOV
                A, TONETIM
                A,#0EH
                                     ; Tone length data = EH?
        SKE
                TIM_104
        BR
        BR
                TIM_53
TIM_104:
                                     ; Tone length data + 1
        INCS
                TONETIM
        NOP
                TIM_53
        BR
Key on time count
TIM_105:
                XA, KEYTIM
        VOM
        VOM
                HL, XA
                ^{\rm HL}
        INCS
        NOP
        MOV
                XA,HL
                                     ; Key on time count timer + 1
                KEYTIM, XA
        MOV
        BR
                TIM_101
; ------
;LED display timer (1s) count
;-----
TIM_107:
                A, DISPTIM
        VOM
                Α
        DECS
        NOP
                                     ; LED display (1 s) timer - 1
                DISPTIM, A
        MOV
        BR
                TIM_102
; -----
;LCD display timer (ls) count
TIM_108:
                A, LCDTIM
        VOM
        DECS
        NOP
```

```
; LCD display (1 s) timer - 1
         MOV
                    LCDTIM, A
                    TIM_103
          BR
TIM_109:
                                             ; PLAY mode?
                    A,#1H
          SKE
          BR
                    TIM_53
                                             ; Reference time counter + 1
                    T_TIMC
          INCS
          NOP
TIM_110:
                    A,T_TIM
          MOV
          MOV
                    L,A
                    A, T_TIMC
          VOM
                                             : Reference time = reference time counter?
          SKE
                    A,L
          BR
                    TIM_53
                    A,#0H
          MOV
                    T_TIMC, A
          MOV
                    A, TONETIM
          VOM
          DECS
                    TIM_116
          ВR
          VOM
                    XA,MUS
                                             ; MBE ← 1
                    MBE
          SET1
                                             ; Memory bank ← 1
                    MB1
          SEL
                    HL,XA
          MOV
                    A,@HL+
          VOM
          NOP
                    B,A
          VOM
          VOM
                    A,@HL
                    C, A
          VOM
                                              ; Memory bank ← 0
          SEL
                    MB0
                                              ; MBE ← 0
                    \mathtt{MBE}
          CLR1
          MOV
                    А,В
                                              ; Tone length data \leftarrow @performance data address
          MOV
                    TONETIM, A
          MOV
                    A,C
                                              ; Tone length data ← @performance data address + 1
                     TONE, A
          MOV
                    A, #0H
          MOV
          MOV
                     T_TIMC, A
           SKE
                     C,#0FH
                     TIM_115
           BR
                     TIM_114
           BR
TIM_115:
                     B,#0FH
           SKE
                     TIM_111
           ВR
                     TIM_112
           BR
 TIM_112:
                     XA,#0H
           MOV
           MOV
                     MUS, XA
```

```
MOV
               A, TONE
                                  ; TONETIM ← repeat time
       MOV
               TONETIM, A
               A, #0FH
       VOM
                                  : TONE ← FH
       VOM
               TONE, A
TIM_114:
       CLR1
               TONE_F
               B,#0FH
       SKE
       BR
               TIM_113
       BR
               TIM_53
TIM_111:
       SET1
               TONE_F
TIM_113:
       MOV
               XA, MUS
               XA,#2H
       ADDS
       NOP
                                  ; Performance data address + 2
               MUS, XA
       MOV
               TIM_53
       BR
TIM_116:
                                   ; Tone length data - 1
       MOV
               TONETIM, A
               TIM_53
       BR
Elapse of 50 ms
TIM_50:
                                  ; B_TIMC ≥ 50ms ?
       SKE
               A,#5H
       RET
;-------
; Remote control repeat timer counter
TIM_53:
                                  ; If 1, refreshes LCD display.
               REFRES_F
        SET1
       RET
Remote control processing
INTO:
        DΙ
        PUSH
               BS
               RB1
                                   ; Register bank ← 1
        SEL
               A, MODEP
        VOM
                                   ; MODEP = 0?
               A, #0FH
        ADDS
               INTO_E
        BR
                                   ; MODEP = 1?
               A, #0FH
        ADDS
               INTO_P1
        ΒR
                                   ; MODEP = 2?
        ADDS
               A, #0FH
               INTO_P2
        ΒR
```

```
; MODEP = 3 - 6?
                   A,#09H
         ADDS
                    INTO_PX
          BR
                    INTO_E
          BR
INTO_P1:
                   A, #2H
          VOM
                                            ; MODEP ← 2
          VOM
                   MODEP, A
          MOV
                   XA,#62H
                                             ; Modulo register ← 6 ms
                    TMOD1, XA
          VOM
                    A, #1H
          MOV
                                             ; Specifies falling edge.
                    IMO, A
          MOV
                    INTO_E
          BR
INTO_P2:
          MOV
                    XA,T1
                                             ; Count register = 3.375 ms?
                    XA,#0C9H
          ADDS
                    INTO_RP1
          BR
                    A,#3H
          MOV
                                             ; MODEP \leftarrow 3
                    MODEP, A
          MOV
                    INTO_W1
          BR
INTO_RP1:
                                             : Remote control repeat code counter + 1
                    RPCODE
          INCS
          NOP
                    INTO_PO
          BR
INTO_PX:
                    XA,T1
          MOV
                                             ; Count register = 1.6875 ms?
          ADDS
                    XA, #0E4H
          BR
                    INTO_CYO
                                             ; CY ← 1
          SET1
                    CY
                    INTO_L1
          BR
INTO_CYO:
                                             ; CY ← 0
          CLR1
                    CY
INTO_L1:
                    XA, WORK
          MOV
          MOV
                    B,A
                    Α,Χ
          MOV
           RORC
                    Α
                    X, A
           VOM
          MOV
                    A,B
           RORC
                    Α
                                             ; Shifts 1 bit of receive data (WORK) to right.
           VOM
                    WORK, XA
           SKT
                    CY
           BR
                    INTO_E
                    A, MODEP
           VOM
                                             ; MODEP = 3?
           ADDS
                    A,#0CH
                    INTO_P3
           BR
                                             ; MODEP = 4 ?
           ADDS
                    A,#0FH
```

```
BR
                   INTO_P4
                                            : MODE = 5?
                   A,#OFH
         ADDS
                   INTO_P5
         BR
                                             ; MODEP = 6
                   XA, WORK '
         MOV
                   HL,#0FFH
         MOV
                   HL,XA
         XOR
                   XA, RMDATA
         MOV
                                             ; Valid remote control data = receive data inverted?
         SKE
                   XA, HL
                   INTO_PO
         BR
         MOV
                   A, #7H
                                             ; MODEP ← 7
          VOM
                   MODEP, A
                   REP_F
          SET1
                                             ; Disables INT0 interrupt.
                    IEO
          DΙ
                    XA,#0H
          VOM
                    TM1,XA
                                             ; Stops timer counter.
          MOV
                    INTO_E1
          BR
INTO_P3:
                    XA, WORK
          MOV
                    HL, #00H
          MOV
                                             : Custom code = 00H?
                    XA, HL
          SKE
                    INTO_PO
          BR
          MOV
                    A,#4H
                                             ; MODEP ← 4
          MOV
                    MODEP, A
                    INTO_W1
          BR
INTO_P4:
          MOV
                    XA, WORK
          MOV
                    HL, #OFFH
                                             ; Custom code = FFH?
                    XA, HL
          SKE
                    INTO_PO
          BR
          MOV
                    A, #5H
                                             ; MODEP ← 5
          MOV
                    MODEP, A
                    INTO_W1
          BR
INT0_P5:
          MOV
                    XA, WORK
                                             ; Valid remote control data ← receive data
          MOV
                    RMDATA, XA
          MOV
                    A,#6H
                    MODEP, A
                                             : MODEP ← 6
          MOV
                    INTO_W1
          BR
INT0_P0:
          VOM
                    A, #0H
                                             ; MODEP ← 0
                    MODEP, A
          MOV
                    A,#0DH
          MOV
                                             ; Initializes LDCODE.
          MOV
                    LDCODE, A
                                             ; Disables INT0 interrupt.
          DΙ
                    IE0
          MOV
                    XA, #0H
                                             ; Stops timer counter.
                    TM1, XA
          MOV
                    INTO_E1
          BR
```

```
INTO_W1:
        MOV
                XA, #42H
                                      ; Modulo register ← 4 ms
        MOV
                TMOD1, XA
        MOV
                XA, #80H
                                      ; Initializes WORK.
        MOV
                WORK, XA
INTO_E:
                XA, #6CH
        MOV
                                      ; Timer count start
                TM1,XA
        MOV
INTO_E1:
        POP
                BS
                                      ; Enables all interrupts.
        EI
        RET1
Timer
INTBT:
                                      ; Register bank ← 2
        SEL
                 RB2
                                      ; Disables SBI interrupt.
        DΙ
                 IECSI
                                      ; Enables all interrupts.
        ΕI
                                      ; Timer count
        CALL
                 !TIMCNT
                                      ; Remote control processing count
        CALL
                 ! RMCNT
                                      ; Key check
        CALL
                 ! KEYCHK
                                      ; LED display
        CALL
                !LED1
                                      ; Enables SBI interrupt.
                 IECSI
        EI
        RET1
SBI processing
SBI:
                                      ; Register bank ← 3
        SEL
                 RB3
                                      ; Disables basic interval timer interrupt (INTBT).
        DI
                 IEBT
                                      ; Enables all interrupts.
        EΙ
                 A, MODESBI
        MOV
        ADDS
                 A, #OFH
        BR
                 SBI_E
        ADDS
                 A, #OFH
                 SBI1
        BR
        ADDS
                 A,#OFH
                 SBI2
        BR
                 A,#0FH
        ADDS
        BR
                 SBI3
                 A,#0FH
        ADDS
                 SBI4
        BR
         ADDS
                 A, #OFH
                 SBI5
         BR
        ADDS
                 A,#OFH
                 SBI6
         BR
```

	ADDS BR ADDS BR ADDS BR ADDS BR ADDS BR ADDS BR ADDS	A, #0FH SBI7 A, #0FH SBI8' A, #0FH SBI9 A, #0FH SBI10 A, #0FH SBI11 SBI_E	
SBI1:			
	MOV BR	BC,#04H SBITIM	; Shift register ← pointer command (04H)
SBI2:			
	MOV BR	BC,#07H SBITIM	; Shift register ← pointer (07H)
	DK	SBIIIM	
SBI3:	мом	DC #01H	; Shift register ← write command (01H)
	MOV BR	BC,#01H SBITIM	, Shill register — write command (OTT)
an T.A			
SBI4:	MOV	XA, LCD	; Shift register ← address 1st digit
	MOV	BC, XA	
	BR	SBITIM	
SBI5:			
	MOV MOV	XA,LCD+2 BC,XA	; Shift register ← address 2nd digit
	BR	SBITIM	
SBI6:			
DDIO.	MOV	XA, LCD+4	; Shift register ← address 3rd digit
	MOV	BC, XA	
	BR	SBITIM	
SBI7:		W. 1. CD. (Chitt useriator . " 7 data
	MOV MOV	XA,LCD+6 BC,XA	; Shift register ← "_" data
	BR	SBITIM	
SBI8:			
	MOV	XA,LCD+8	; Shift register \leftarrow musical scale data 1st digit
	MOV	BC,XA SRITIM	
	BR	SBITIM	

```
SBI9:
                                               ; Shift register ← musical scale data 2nd digit
          MOV
                    XA, LCD+10
                     BC, XA
          MOV
          BR
                     SBITIM
SBI10:
                                               ; Shift register ← musical scale data 3rd digit
                     XA, LCD+12
          MOV
                     BC, XA
          MOV
                     SBITIM
          BR
SBI11:
                     XA, LCD+14
                                               : Shift register ← musical scale data 4th digit
          MOV
                     BC, XA
          VOM
SBITIM:
                                               ; Initializes 100 µs counter.
          MOV
                     L,#1110B
SBICNT:
          DECS
                     SBI_ACKD
          BR
SBI0:
          VOM
                     A,#0H
                                               ; MODESBI ← 0
          VOM
                     MODESBI, A
                                               ; If 1, refreshes LCD display.
          SET1
                     REFRES_F
          BR
                     SBI_E
SBI_ACKD:
                                               ; Acknowledge detection flag = 1?
           SKT
                     ACKD
                     SBICNT
          BR
                                               ; Address comparator signal = 1?
           SKT
                     COI
                     SBIO
           BR
                                               ; SBO = high level?
                     PORT0.2
           SKT
           BR
                     SBI_E
                                               ; SCK = high level?
                     PORT0.1
           SKT
                     SBI_E
           BR
                     A, MODESBI
           VOM
                                               ; MODESBI = 0?
                     A, #0FH
           ADDS
           BR
                     SBI_SIO
           ADDS
                                               ; MODESBI = 1?
                     A, #OFH
                     SBI_CMDT
           BR
                                               ; MODESBI = 2?
                     A,#0FH
           ADDS
                     SBI_SIO
           BR
                                               ; MODESBI = 3?
           ADDS
                     A,#0FH
SBI_CMDT:
                                               ; CMDT set
           SET1
                     CMDT
SBI_SIO:
           MOV
                     XA,BC
                                                ; Shift register ← BC register
                     SIO, XA
           MOV
                                                ; MODESBI + 1
                     MODESBI
           INCS
           NOP
                                                ; Serial interface operation, disables shift register.
           SET1
                     CSIE
                                                ; Enables SBI interrupt.
                     IECSI
           EI
```

; Enables basic interval timer interrupt (INTBT).

SBI_E:

 \mathbf{EI} IEBT

RETI

END

162

```
$NOLIST
; * * *
               Subroutine
; ********************
$LIST
$TT='SUBROUTINE'
TONE_S:
;+++ Tone length data +++
MOV
            B,A
            XA, MUS
      MOV
            HL, XA
      MOV
                            ; MBE ← 1
      SET1
            MBE
                            ; Memory bank ← 1
            MB1
      SEL
      VOM
            A,B
            @HL,A
      VOM
                            ; MBE ← 0
            MBE
      CLR1
Timer count
TIMCNT:
                            ; Base timer + 1
            B\_TIM
      INCS
      NOP
      MOV
            A,B_TIM
                            ; Base timer > 10 ms?
            A, #0BH
      ADDS
      RET
                            : 100 ms count timer + 1
      INCS
            B_TIMC
      NOP
      MOV
            A,#0H
                            ; Base timer ← 0H
      VOM
            B_TIM, A
      RET
; Remote control processing count
RMCNT:
      SKF
            HTKEYONF
            RMCNT_1
      BR
            A, MODEP
      VOM
                            ; MODEP = 0?
            A,#0H
      SKE
      RET
      SKF
             PORT1.0
             RMCNT_1
      BR
                            ; Reader code scan counter + 1
             LDCODE
      INCS
      RET
                            ; Initializes LDCODE.
             A, #0DH
      VOM
```

```
VOM
                  LDCODE, A
         VOM
                  A,#1H
                                         ; MODEP ← 1
         MOV
                  MODEP, A
                  A, \#0H
         MOV
                                          , Specifies rising edge.
                  IMO,A
         MOV
                                          ; Modulo register ← 6 ms
                  XA, #62H
         MOV
                  TMOD1, XA
         MOV
         MOV
                  XA, #6CH
                                          ; Timer count start
                  TM1,XA
         MOV
         CLR1
                  IRO0
                                          ; Enables INT0 interrupt.
         EI
                  IE0
         RET
RMCNT 1:
                  A,#0DH
         MOV
                                          ; Initializes LDCODE.
                  LDCODE, A
         MOV
         RET
Key check
KEYCHK:
         MOV
                  A, LEDDIG
                                          ; LEDDIG = 0111B?
         SKE
                  A,#0111B
         RET
         VOM
                  A,#0H
                                          ; Port 3 ← 0
         OUT
                  PORT3, A
         MOV
                  XA, #OFFH
                                          ; Ports 4, 5 \leftarrow ALL1
         OUT
                  PORT4, XA
                  XA, PORT6
         ΙN
                  BC, #OFFH
         MOV
                                          ; Ports 6, 7 = ALL1?
         SKE
                  XA,BC
         BR
                   KEYCHK1
                                          ; If 1, main unit key on
                   HTKEYONF
         SKT
         RET
                                          ; If 1, key on
                   KEYONF
         SKT
         RET
                                          ; Chattering counter + 1
          INCS
                   KEYCATT
         NOP
                   A, KEYCATT
         MOV
                                          ; Key matches 3 times?
                   A,#0DH
          ADDS
          RET
          MOV
                   A,#0H
                                          ; Chattering counter ← 0H
                   KEYCATT, A
          VOM
                                          ; KEYONF \leftarrow 0
                   KEYONF
          CLR1
                                          ; If 1, ends key scan.
          SET1
                   KEYCHKF
                   HTKEYONF
          CLR1
          RET
```

```
KEYCHK1:
                   A, #1110B
         MOV
                                            ; Key source ← 1110B
         VOM
                   KEYS, A
KEYCHK2:
                                            ; Port 3 ← 1110B
                   PORT3, A
          OUT
          NOP
                    XA, PORET6
          ΙN
                                            ; Key return ← ports 6, 7
                    KEYR, XA
          MOV
                    BC,#0FFH
          MOV
                                            ; Ports 6, 7 = ALL1?
                    XA,BC
          SKE
          BR
                    KEYCHK3
                                            ; CY ← 1
          SET1
                    CY
          VOM
                    A, KEYS
                    XA,XA
          ADDC
                                             ; Shifts 1 bit of key source to left.
          VOM
                    KEYS, A
          SKE
                    A,#0111B
                    KEYCHK2
          ВR
          RET
KEYCHK3:
                    A, KEYS
          MOV
          MOV
                    HL, #KEYSB
                                             ; Key source = KEYSB?
                    A,@HL
          SKE
                    KEYCHK23
          BR
          MOV
                    A, KEYR
          MOV
                    HL, #KEYRB
                                             ; Key return = KEYRB?
          SKE
                    A,@HL
                    KEYCHK23
          BR
          MOV
                    A, KEYR+1
          MOV
                    HL, #KEYRB+1
                                             ; Key return + 1 = KEYRB + 1?
                    A, @HL
          SKE
                    KEYCHK23
          BR
                    KEYCATT
                                             ; Chattering counter + 1
          NCS
          NOP
                    A, KEYCATT
         · MOV
                                             ; Key matches 3 times?
                    A, #0DH
          ADDS
           RET
                    A, KEYS
          {\tt MOV}
                                             ; Key source = 1110B?
           SKE
                    A, #1110B
                    KEYCHK11
           BR
           VOM
                    XA, KEYR
```

```
MOV
                  HL, #KEYR_1
         SKE
                  XA,HL
         BR
                  KEYCHK4
                  BC, #01H
         VOM
         BR
                  KEYCHK22
KEYCHK4:
         MOV
                  HL, #KEYR_2
                  XA,HL
         SKE
         BR
                  KEYCHK5
                                        ; KEYCODE ← 03H
                  BC, #03H
         MOV
                  KEYCHK22
         BR
KEYCHK5:
         MOV
                  HL, #KEYR_3
                  XA, HL
         SKE
                  KEYCHK6
         BR
                                         ; KEYCODE ← 06H
                  BC, #06H
         MOV
         BR
                  KEYCHK22
KEYCHK6:
         MOV
                  HL, #KEYR_4
         SKE
                  XA, HL
                  KEYCHK7
         BR
                                         ; KEYCODE ← 08H
         VOM
                  BC,#08H
         BR
                  KEYCHK22
KEYCHK7:
                  HL, #KEYR_5
         MOV
                  XA, HL
         SKE
         ΒR
                  KEYCHK8
                                         ; KEYCODE ← 0AH
         MOV
                  BC,#0AH
                  KEYCHK22
         BR
KEYCHK8:
         MOV
                  HL, #KEYR_6
         SKE
                  XA,HL
                  KEYCHK9
         BR
                                         ; KEYCODE ← 0DH
                  BC,#0DH
         MOV
                  KEYCHK22
         BR
KEYCHK9:
                  HL, #KEYR_7
         MOV
                  XA, HL
         SKE
         BR
                  KEYCHK10
                                         ; KEYCODE ← 0FH
                  BC,#0FH
         MOV
         BR
                  KEYCHK22
KEYCHK10:
         MOV
                  HL, #KEYR_8
```

```
XA, HL
         SKE
         RET
                                         ; KEYCODE ← 13H
                  BC, #13H
         MOV
                  KEYCHK22
         BR
KEYCHK11:
                                         ; Key source = 1101B?
                  A, #1101B
         SKE
         BR
                  KEYCHK14
                  XA, KEYR
         VOM
         MOV
                  HL, #KEYR_1
                  XA,HL
         SKE
                  KEYCHK12
         BR
                                         ; KEYCODE ← 00H
                  BC, #00H
         MOV
                  KEYCHK22
         BR
KEYCHK12:
                  HL, #KEYR_7
         VOM
         SKE
                  XA, HL
                  KEYCHK13
         BR
                                         ; KEYCODE ← 11H
                  BC, #11H
         MOV
         BR
                  KEYCHK22
KEYCHK13:
                  HL, #KEYR_8
         MOV
         SKE
                  XA, HL
         RET
                                         ; KEYCODE ← 12H
         MOV
                  BC, #12H
                  KEYCHK22
         BR
KEYCHK14:
                                         ; Key source = 1011B?
         SKE
                  A, #1011B
         RET
         MOV
                  XA, KEYR
         MOV
                  HL, #KEYR_1
                  XA,HL
         SKE
         BR
                  KEYCHK15
                                         ; KEYCODE ← 0CH
                  BC, #OCH
         VOM
                  KEYCHK22
         BR
KEYCHK15:
                  HL, #KEYR_2
         MOV
                  XA,HL
         SKE
                  KEYCHK16
         ВR
                                         ; KEYCODE ← 0BH
         MOV
                   BC, #OBH
                   KEYCHK22
         BR
KEYCHK16:
                   HL, #KEYR_3
         VOM
          SKE
                   XA, HL
          ВŔ
                   KEYCHK17
```

```
; KEYCODE ← 09H
                  BC, #09H
         VOM
         BR
                  KEYCHK22
KEYCHK17:
                  HL, #KEYR_4
         VOM
                  XA, HL
         SKE
         BR
                  KEYCHK18
                  BC,#07H
                                         : KEYCODE ← 07H
         MOV
                  KEYCHK22
         BR
KEYCHK18:
                  HL, #KEYR_5
         VOM
                  XA, HL
         SKE
                  KEYCHK19
         BR
                                         ; KEYCODE ← 05H
                  BC,#05H
         MOV
         BR
                  KEYCHK22
KEYCHK19:
         MOV
                  HL, #KEYR_6
         SKE
                  XA, HL
                  KEYCHK20
         BR
                                         ; KEYCODE ← 04H
                  BC, #04H
         MOV
                  KEYCHK22
         BR
KEYCHK20:
                  HL, #KEYR_7
         VOM
                  XA, HL
         SKE
         BR
                  KEYCHK21
                                         ; KEYCODE ← 02H
                  BC, #02H
         VOM
         BR
                  KEYCHK22
KEYCHK21:
                  HL, #KEYR_8
         MOV
         SKE
                  XA,HL
         RET
                                         ; KEYCODE ← 10H
                  BC, #10H
         MOV
KEYCHK22:
         SKF
                  HTKEYONF
         RET
                  HTKEYONF
                                         ; If 1, main unit key on
         SET1
                  KEYONE
         SET1
         MOV
                  XA, #10H
                  XA,BC
         SKE
                  KEYCHK24
         BR
                  KEYON2SF
         CLR1
                  XA,#0H
         VOM
         MOV
                  KEYTIM, XA
KEYCHK24:
         VOM
                  XA, BC
                  KEYCODE, XA
         MOV
```

```
; If 1, ends key scan.
                 KEYCHKF
        SET1
        RET
KEYCHK23:
                 A, KEYS
        MOV
                                       ; KEYSB ← key source
                 KEYSB, A
        VOM
                 XA, KEYR
        VOM
                                       ; KEYRB ← key return
                 KEYRB, XA
        VOM
                 A,#0H
        MOV
                                       ; Chattering counter ← 0
        MOV
                 KEYCATT, A
         RET
LED display
CY
         SET1
                 A, LEDDIG
         VOM
                                        ; Shifts 1 bit of LEDDIG to right.
         RORC
                 Α
         MOV
                 LEDDIG, A
                 CY
         SKT
                 LED2
         BR
LEDMODE0:
                  A, MODE
         VOM
                  A,#0H
         SKE
         BR
                  LEDMODE1
                                        ; Displays "PROG" mode
         SKT
                  LEDDIG.3
                  LED4P
         BR
                  LEDDIG.2
         SKT
                  LED5R
         BR
         SKT
                  LEDDIG.1
         BR
                  LED60
                                        ; LED7 ← displays "G."
                  HL, #LED_G
         MOV
LED4P
                                        ; LED4 ← displays "P."
         MOV
                  HL, #LED P
LED5R:
                                        ; LED5 ← displays "R."
         MOV
                  HL, #LED_R
LED60:
                                        ; LED6 ← displays "O."
                  HL, #LED_O
         MOV
                  LED_OUT
         BR
LED2:
                  A,#0111B
         MOV
                                        ; Initializes LEDDIG.
         MOV
                  LEDDIG, A
         BR
                  LEDMODE0
LEDMODE1:
                  A,#1H
         SKE
                  LEDMODE2
         BR
```

```
; Displays "PLAY" mode.
                    LEDDIG.3
          SKT
                    LED4P1
          BR
          SKT
                    LEDDIG.2
                    LED5L
          BR
                    LEDDIG.1
          SKT
          BRE
                    LED6A
                                             ; LED7 ← displays "Y."
                    HL, #LED_Y
          MOV
LED4P1:
                                             ; LED4 ← displays "P."
          MOV
                    HL, #LED_P
LED5L:
                                             ; LED5 ← displays "L."
          MOV
                    HL, #LED_L
LED6A:
                                             ; LED6 ← displays "A."
          VOM
                    HL, #LED_A
          BR
                    LED_CNT
LEDMODE2:
                                             ; Displays "PAUS" mode.
          SKT
                    LEDDIG. 3
          BR
                    LED4P1
                    LEDDIG.2
          SKT
                    LED5A
          BR
                    LEDDIG.1
          SKT
                    LED6U
          ΒR
                                             ; LED7 ← displays "S."
          MOV
                    HL, #LED_S
LED5A:
                                             ; LED5 ← displays "A."
          MOV
                    HL, #LED_A
LED6U:
                                             ; LED6 ← displays "U."
                    HL, #LED_U
          MOV
LED_CNT:
          VOM
                    A, DISPTIM
                    A, #0FH
          ADDS
          BR
                    LED_OUT
                                             ; Displays reference time.
                    LEDDIG.3
          SKT
          BR
                    LED40
          SKT
                    LEDDIG.2
                    LED5TIM
          BR
                    HL, #LED_0
                                             ; LED6, 7 ← displays "O."
          VOM
LED40:
                                             ; LED4 ← displays "_"
          MOV
                    HL, #LED___
          BR
                    LED_OUT
LED5TIM:
                                             ; LED5 ← displays 3rd digit of time.
                    X,#0H
          MOV
                    A,T_TIM
          MOV
          MOV
                    BC, #HIGH LED_T
          CALL
                    !TABLE
          MOV
                    HL, XA
LED_OUT:
                    A, #1111B
          MOV
                                              ; Turns off digit output.
          OUT
                    PORT3, A
                    XA, HL
          VOM
```

CHAPTER 11 APPLICATION EXAMPLES OF THIS APPLICATION PROGRAM

OUT	PORT4, XA	; Outputs segment.
VOM	A, LEDDIG	
OUT	PORT3,A	; Digit output
RET		

```
$TT='TABLE'
Table reference area
; ************
                 PÀGE
RM
           CSEG
RM_T:
RMDATA \rightarrow KEYCODE
                         +++
; MODE
        10H
                        : UP
DB
        11H
                        ; DOWN
DB
        12H
                        ; END
        13H
DB
                        ; WAIT
DB
        0FH
        0 DH
                        ; DO# +
DB
DB
        0AH
                        ; LA# +
                        ; SO#
        08H
DB
                        : FA#
        06н
DB
                        ; RE#
DB
        03H
        01H
                        ; DO#
DB
        0CH
                        ; DO +
DB
                        ; SI +
        0BH
DB
        09H
                        : LA +
DΒ
                        ; SO
DB
        07H
        05H
                        ; FA
DB
                        ; MI
DB
         04H
                        ; RE
        02H
DB
                        ; DO
        00H
DB
TONE_C
           CSEG
                  PAGE
TONE_T:
;+++ Musical scale data +++
; DO
         0F9H
DB
         0EBH
                        ; DO#
DB
                        ; RE
DB
         ODEH
         0D1H
                        : RE#
DB
                        ; MI
DB
         0C6H
                        ; FA
         0BAH
DB
                        ;FA#
DB
         0B0H
                        : SO
DB
         0A6H
                        : SO#
DB
         09CH
         094H
                        ; LA +
DΒ
                        ; LA# +
DB
         08BH
                        ; SI +
DB
         083H
```

DB	07CH		; DO +
DB	075н		; DO# +
DB	0FFH		; Silent tone
DB	OFFH		; Silent tone
LCD_C	CSEG	PAGE	
LCD_T:			
	++++++++		
; +++	LCD display	y pattern	+++
;++++++	++++++++	+++++++	+++++++
DB	OEH		; "DO "
DB	19H		
DB	2 EH		
DB	2EH		
DB	0EH		; "DO# <i>"</i>
DB	19н		, =
DB	25Н		
DB	2 EH		
DD.			
DB	1CH		; "RE "
DB	OFH		
DB	2EH		
DB	2EH		
DB	1CH		; "RE# "
DB	OFH		
DB	25H		
DB	2EH		
DD	17H		; "MI "
DB	13H		, 1411
DB	2EH		
DB DB	2EH		
DВ	2 511		
DB	10H		; "FA "
DB	0BH		
DB	2EH		
DB	2EH		
DB	10H		, "FA# "
DB	ОВН		
DB	25H		
DB	2EH		
DB	1DH		; "SO "
DB DB	19H		, 55
DB DB	2 E H		
DB DB	2 E H		
טט	ZLII		

DB	1DH		; "SO# "
DB	19H		
DB	25H		
DB	2EH		
DB	1CH		; "LA +"
DB	0BH		
DB	2EH		
DB	26H		
DB	1CH		; "LA# +"
DB	0BH		
DB	25H		
DB	26H		
DB	1DH		; "SI +"
DB	13H		
DB	2EH		
DB	26H		
DB	0 EH		; "DO +"
DB	19H		
DB	2EH		
DB	26H		
DB	0 EH		; "DO# +"
DB	19H		
DB	25H		
DB	26H		
			m 4 / 4 1 T m
DB	21H		; "WAIT "
DB	0BH		
DB	13H		
DB	1EH		
22	0.011		. "CND "
DB	0FH		; "END "
DB	18H		
DB	0 EH 2 EH		
DB	∠ L H		
LED_C	CSEG	PAGE	
הבה_ר	COEG	LUGE	•

LED_T:

```
; +++
     LED segment
Display
;Address
         abcdefg.
                      ; "0"
        11000101B
                      ; "1"
DB
        10011111B
                      ; "2"
DΒ
        00100101B
                      ; "3"
DB
        00001101B
                      ; "4"
DB
        10011001B
                      ; "5"
DΒ
        01001001B
                      ; "6"
        01000001B
DB
                      ; "7"
        00011011B
DB
                      ; "8"
DB
        00000001B
        00001001B
                      ; "9"
DB
;+++ Table reference subroutine +++
TABLEINC:
                      ; Table Address + 1
            DE
     INCS
     VOM
            XA, DE
TABLE:
     TVOM
            XA, @BCXA
     RET
```

[MEMO]



Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free

Facsimile Message

From:				and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may		
Name			····	encounter problems in Please complete th	the documentati is form whene	tion. ever
Compa	any	1		you'd like to report improvements to us.	errors or sugg	jest
Tel.		FAX				
Addres	ss			Thank you for yo	ur kind suppo	ort.
North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288		Hong Kong, Philip NEC Electronics Ho Fax: +852-2886-90	ing Kong Ltd.	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583		
Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274		Korea NEC Electronics Ho Seoul Branch Fax: 02-551-0451	ong Kong Ltd.	Japan NEC Corporation Semiconductor Solution Engineering Divis Technical Information Support Dept. Fax: 044-548-7900		ion
South America NEC do Brasil S.A. Fax: +55-11-889-1689		Taiwan NEC Electronics Ta Fax: 02-719-5951	iwan Ltd.			
l woul	d like to report the follo	wing error/make t	he following s	uggestion:		
Docur	ment title:					
Docur	ment number:			Page number:		
If pos	sible, please fax the re	ferenced page or	drawing.			
	Document Rating	Excellent	Good	Acceptable	Poor	
	Clarity			ū		
!	Technical Accuracy					
	Organization				0	

