#### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate

measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



# I<sup>2</sup>C Bus Interface

Application Note Renesas Single-Chip Microcomputer

Renesas Electronics www.renesas.com

Rev.2.0 2001.11

#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

#### Contents

Secti	on 1	Overview of the I <sup>2</sup> C Bus	1
1.1	Overvi	ew of the I <sup>2</sup> C Bus	1
	1.1.1	Features of the I <sup>2</sup> C Bus	1
	1.1.2	Differences with the Serial Communications Interface (SCI)	1
	1.1.3	Connection Type of the I <sup>2</sup> C bus Interface	2
1.2	Method	l of Data Transfer over an I <sup>2</sup> C Bus	3
	1.2.1	Basic Concepts and Elements of Data Transfer over an I <sup>2</sup> C Bus	3
	1.2.2	Procedure for Data Transfer (Example: master transmission, slave reception)	6
1.3	The Sir	ngle-Master and Multi-Master Configurations	8
	1.3.1	Single-Master	8
	1.3.2	Multi-Master	8
1.4	Proced	ure for Adjusting Communications	9
Secti	on 2	Explanation of the Interface Functions of the I <sup>2</sup> C Bus	11
2.1	Lineup	of Products that Incorporate the I <sup>2</sup> C Bus Interface	11
2.2	Specifi	cations of the I <sup>2</sup> C Bus Interfaces Incorporated in H8/300 Series and	
	H8/300	DL Series Products [H8 Series]	13
	2.2.1	Specifications of the I <sup>2</sup> C Bus Interfaces Incorporated in H8/300 Series	
		and H8/300L Series Products	13
	2.2.2	Configuration of the I <sup>2</sup> C Bus Interfaces Incorporated in H8/300 Series	
		and H8/300L Series Products	14
	2.2.3	Data Transfer Format of the I <sup>2</sup> C Bus Interfaces Incorporated in H8/300 Series	
		and H8/300L Series Products	15
	2.2.4	Explanation of Functions of the Registers of the I <sup>2</sup> C Bus Interfaces	
		Incorporated in H8/300 Series and H8/300L Series Products	17
2.3	Specifi	cations of the I <sup>2</sup> C Bus Interfaces Incorporated in H8S Series Products	19
	2.3.1	Features of the I <sup>2</sup> C Bus Interfaces Incorporated in H8S Series Products	19
	2.3.2	Internal Block Configuration of the H8S Series I <sup>2</sup> C Bus Interface	21
	2.3.3	Data Format for the H8S Series I <sup>2</sup> C Bus	22
	2.3.4	Description of Functions of the H8S Series I <sup>2</sup> C Bus Interface Incorporated	
		Registers	24
	2.3.5	Relationship between Flags of On-chip I <sup>2</sup> C Bus Interface and Transfer State in	
		H8S Series (H8S/2138 Series)	42
2.4	Descrip	otion of I <sup>2</sup> C Bus Interface Usage	43
2.5	Synchr	onization of the I <sup>2</sup> C Bus Communication	54
2.6	Descrip	otion of Data Transfer in H8/300 and H8/300L Series [H8 Series]	56
	2.6.1	Master transmission	56
	2.6.2	Master Reception	58
	2.6.3	Slave Reception	60

	2.6.4	Slave Transmission	63
2.7	Descrip	ption of Data Transfer in H8S Series (H8/2138 Series) [H8S Series]	65
	2.7.1	Master Transmission	65
	2.7.2	Master Reception	70
	2.7.3	Slave Reception	75
	2.7.4	Slave Transmission	78
Secti	ion 3	Examples of Application to the H8/300 and H8/300L Series	83
3.1	System	a Specifications	83
3.2	Circuit	for Multi-Master Evaluation System	87
3.3	Design	of Software	88
	3.3.1	Description of Modules	88
	3.3.2	Master	
	3.3.3	Slave	
3.4	Flowch	narts	
	3.4.1	Master Program	92
	3.4.2	Slave Program	
3.5	Program	m Listings	
	3.5.1	Master Program	
	3.5.2	Slave Program	105
		Example Applications for the H8S Series	
4.1	Usage	Guide to the Example Applications for the H8S Series	
	4.1.1	The Structure of the Example Applications for the H8S Series	
	4.1.2	Description of the Definition File for the Vector Table	
	4.1.3	Description of the Definition File for the Registers	
	4.1.4	Description of the Inclusion of Assembler Files in C Language Programs	1/0
	4.1.5	Description of the inclusion of rissenfold rifes in C Lungauge riograms	140
		Description of the Linkage of Files	149
4.2		Description of the Linkage of Files Master Transmission	149 150
4.2		Description of the Linkage of Files	149 150
4.2	Single-	Description of the Linkage of Files Master Transmission	149 150 150
4.2	Single- 4.2.1	Description of the Linkage of Files Master Transmission Specification	149 150 150 152
4.2	Single- 4.2.1 4.2.2	Description of the Linkage of Files Master Transmission Specification Description of the Operation	149 150 150 152 153
4.2	Single- 4.2.1 4.2.2 4.2.3	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software	149 150 150 152 153 157
4.2 4.3	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List	149 150 150 152 153 157
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List	149 150 150 152 153 157 162 167
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single-	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List	149 150 152 153 157 162 167 167
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single- 4.3.1	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List Master Reception Specifications	149 150 152 153 157 162 167 167 169
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single- 4.3.1 4.3.2	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List Master Reception Specifications Operation Descriptions	149 150 152 153 157 162 167 167 169 172
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single- 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5	Description of the Linkage of Files	<ul> <li>149</li> <li>150</li> <li>150</li> <li>152</li> <li>153</li> <li>157</li> <li>162</li> <li>167</li> <li>167</li> <li>169</li> <li>172</li> <li>175</li> <li>183</li> </ul>
	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single- 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 One-B	Description of the Linkage of Files Master Transmission Specification Description of the Operation Description of the Software Flowchart Program List Master Reception Specifications Operation Descriptions Software Descriptions Flowchart Program List Software Descriptions Software Descriptions Flowchart Program List	149 150 152 153 157 162 167 167 169 172 175 183 189
4.3	Single- 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 Single- 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5	Description of the Linkage of Files	149 150 152 153 157 162 167 167 169 172 175 183 189 189

	4.4.3	Software Descriptions	
	4.4.4	Flowchart	195
	4.4.5	Program List	200
4.5	One-By	te Data Reception by Single-Master Reception	204
	4.5.1	Specifications	204
	4.5.2	Operation Description	205
	4.5.3	Software Description	207
	4.5.4	Flowchart	210
	4.5.5	Program List	217
4.6	Single-	Master Transmission by DTC	222
	4.6.1	Specifications	222
	4.6.2	Operation Description	229
	4.6.3	Software Description	229
	4.6.4	Flowchart	235
	4.6.5	Program List	240
4.7	Single-	Master Reception by DTC	245
	4.7.1	Specifications	245
	4.7.2	Description of Operation	252
	4.7.3	Description of Software	253
	4.7.4	Flowchart	258
	4.7.5	Program List	266
4.8	Slave '	Fransmission	272
	4.8.1	Specifications	272
	4.8.2	Description of Operation	273
	4.8.3	Description of Software	275
	4.8.4	Flowcharts	279
	4.8.5	Program List	282
4.9	Slave F	Reception	286
	4.9.1	Specifications	286
	4.9.2	Description of Operation	288
	4.9.3	Description of Software	289
	4.9.4	Flowcharts	293
	4.9.5	Program List	297
4.10	Examp	le of Processing Bus Disconnection	301
	4.10.1	Specification	301
	4.10.2	Description of Operation	303
		Description of Software	
	4.10.4	Flowcharts	308
	4.10.5	Program List	317
4.11	Bus Co	nflict	324
	4.11.1	Specifications	324
	4.11.2	Operation Description	330
	4.11.3	Description of Software	331

4.11.4	Flowchart	335
4.11.5	Master-1 program List	344
4.11.6	Master-2 program List	351

#### Introduction

In recent times, the peripheral interfaces for all fields of application have been being unified and standardized because of the need for lower costs and greater utility. The I<sup>2</sup>C bus<sup>\*</sup> interface covered by this application note is one such standardized interface. It is for use as an interface with the control ICs of home appliances, and in controlling the battery packs of notebook-sized PCs, PC monitors, etc.

The I<sup>2</sup>C bus is the standardized form of a bi-directional serial bus system which was developed by Philips in the Netherlands. In products based on this standard, two wires (a clock line and data line) are used to carry mutual data communications among multiple peripheral ICs.

The I<sup>2</sup>C bus interfaces incorporated in Hitachi's 8-bit/16-bit H8/300-series, H8/300L-series, and H8S-series single-chip microcomputers are an implementation of a sub-set of the standard functions and conform to the I<sup>2</sup>C bus interface method proposed by Philips, Ltd. (that is, note that some specifications of the I<sup>2</sup>C bus interface are not completely implemented depending on the condition used).

In sections 1 and 2 of this application note, an outline of the  $I^2C$  bus is given and the specifications and functions of our  $I^2C$  bus-interface module are described. Examples of systems in multi-master configurations are introduced in section 3 and examples of the application of the  $I^2C$  bus interface with H8S-series products are given in section 4.

The operation of the examples of hardware and software described in this application note has been confirmed. However, when they are actually used, be sure to base this usage on a confirmation of their operation.

Note: \*  $I^2C$  Bus: Inter-IC Bus

Rev. 2.0, 11/01, page vi of vi

#### Section 1 Overview of the I<sup>2</sup>C Bus

#### **1.1** Overview of the I<sup>2</sup>C Bus

#### 1.1.1 Features of the I<sup>2</sup>C Bus

Features of the I<sup>2</sup>C bus are shown below.

- An I<sup>2</sup>C bus is made up of two bus lines; a serial data line (SDA) and a serial clock line (SCL). It is easy to extend an I<sup>2</sup>C bus so that it serves more devices.
- In the I<sup>2</sup>C bus, the master-slave relationships among devices is always set up and each device has a particular address. Specifying the particular address of the object of the communication forms a path along which data communications is enabled.
- Any device is able to act as a master (i.e., construction of a multi-master system is possible). A system to avoid competition for bus rights and thus prevent the loss of data has thus been defined for the I<sup>2</sup>C bus interface.
- The maximum data transfer rates are 100 kbps in normal mode and 400 kbps in high-speed mode (up to 3.4 Mbps is defined in version 2.0 of the I<sup>2</sup>C bus specification).
- The limit on the attachment of devices to an I<sup>2</sup>C bus system is defined as 400 pF, which is the upper limit of the bus-load capacity of the system.
- Examples of the standard's application are the SMBus<sup>\*1</sup> and Access.bus<sup>\*2</sup>.

Notes: \*1 SMBus is a form of serial bus devised by Duracell and Intel.

\*2 ACCESS.bus is a form of serial bus devised by Digital Equipment.

#### 1.1.2 Differences with the Serial Communications Interface (SCI)

Hitachi's serial interface is referred to as the serial communications interface (SCI). The differences between this interface and the standard  $I^2C$  interface are listed in the table below.

As listed in table 1.1, an SCI is connected to two data lines, one for transmission and one for reception. Data communications is generally on a one-to-one basis.

On the other hand, communications on an  $I^2C$  bus are bi-directional over a single data line by the equipment to a master. An object is selected for a communication by specifying that object's particular address. This allows the transmission and reception of data between any pair among multiple connected devices. The mechanism for avoiding conflicts over bus access that has been defined for the  $I^2C$  bus means that the bus supports the operation of multi-master systems, in which any device is able to act as the master. The maximum transfer rates are 100 kbps in normal mode and 400 kbps in high-speed mode.

#### Rev. 2.0, 11/01, page 1 of 358

	SCI	l²C bus		
	Clock synchronous	Asynchronous	-	
Used pins	Three-line method	Two-line method	Two-line method	
	Transmission data output	Transmission data output	Transmission/reception data (input/output)	
	Reception data input	Reception data input	-	
	Serial clock	Serial clock (when an external clock is used)	Serial clock	
Transfer rate	100 bps to 4 Mbps	110 bps to 38.4 kpbs	100 kbps (normal mode)	
			400 kbps (high-speed mode)*	
Transmission/re	ec Impossible	Impossible	Possible;	
eption with multiple ICs			slave devices have individual addresses	

#### Table 1.1Differences from SCI

Note: \* Hs mode (maximum transfer speed: 3.4 Mbps) which is defined in the I<sup>2</sup>C Bus Specifications Ver. 2.0 is not supported.

#### **1.1.3** Connection Type of the I<sup>2</sup>C bus Interface

Figure 1.1 shows the form of a connection between  $I^2C$  bus interfaces. As shown in the drawing, the  $I^2C$  bus is made up of clock line SCL and data line SDA, and they are connected to the power source of the bus, VBB, via pull-up resistors. The SCL and SDA pins of devices 1 and 2 have wired-AND connections with the SCL and SDA lines, respectively.

In the figure, device 2 has been monitoring the state of the SCL line and thus confirms that another device is using the bus when device 1 drives the SCL line low. Furthermore, even while device 1 is using the bus and thus driving the SCL line, device 2 is able to drive SCL low and place the device 1 in its wait state, in terms of communications operations (for details, see the I<sup>2</sup>C bus specification).



Figure 1.1 Form of a Connection between I<sup>2</sup>C Bus Interfaces (when device 1 initiates the connection by driving SCL low)

#### **1.2** Method of Data Transfer over an I<sup>2</sup>C Bus

#### 1.2.1 Basic Concepts and Elements of Data Transfer over an I<sup>2</sup>C Bus

To start with, the basic concepts and elements of data transfer over an I<sup>2</sup>C bus are given below.

#### (1) Master device

The master device generates the clock signals that synchronize data communications and sets the start and stop conditions that indicate the beginning and end of each data communication.

#### (2) Slave device

The slave device is a device other than a master device which is on the  $I^2C$  bus.

#### (3) Transmission device

The transmission device is a device which is transmitting data. It may be a master device or a slave device.

#### (4) Reception device

#### Rev. 2.0, 11/01, page 3 of 358

The reception device is a device which is receiving data. It may be a master device or a slave device.

#### (5) Start condition

The start condition is set by changing the level on the SDA line from high to low while the SCL line is high. This is shown in figure 1.2. A data communication is initiated by this operation. The start condition is set by the master device.



Figure 1.2 Start Condition

#### (6) Stop condition

The stop condition is set by changing the level on the SDA line from low to high while the SCL line is high. This is shown in figure 1.3. A data communication is stopped by this operation. The stop condition is set by the master device.



Figure 1.3 Stop Condition

#### (7) Output timing of the data

Figure 1.4 shows the timing of data output. The data on the SDA line is updated while the SCL line is low and the data on the SDA line is settled for placement on the SDA line while the SCL line is high. The signal on the SDA line only changes while the SCL line is high, that is, only from the setting of the start condition to the setting of the stop condition.

Rev. 2.0, 11/01, page 4 of 358



Figure 1.4 Timing of Data Output

#### (8) Master transmission

Master transmission is the activity when a master device is a transmission device. This is the activity when a slave address is transmitted after the start condition has been issued or a command is transmitted to the slave device, etc.

#### (9) Master reception

Master reception is the activity when a master device is a reception device.

#### (10) Slave transmission

Slave transmission is the activity when a slave device is a transmission device.

#### (11) Slave reception

Slave reception is the activity when a slave device is a reception device. A master device transmits a slave address after the start condition is in place to initiate slave-reception activity in the selected slave device.

#### (12) Bus-released state

This is the state in which no  $I^2C$  bus devices are in communication. While this state applies, both the SCL and SDA lines stay at the logic-high level.

#### (13) Bus-occupied state

This is the state in which something is communicated over the  $I^2C$  bus device. The system returns to the bus-released state after the transmission master device has set a stop condition.

#### (14) Format for data transfer

Figure 1.5 shows the format for the transfer of data over the  $I^2C$  bus. The start and stop condition signals and the SCL clock are generated by the master device. The first data after the start

Rev. 2.0, 11/01, page 5 of 358

#### Renesas

condition carry the slave address. The eighth bit indicates the direction of communication. A zero value for this bit indicates that the subsequent data is transmitted from a master device while a one indicates that the communication after the second byte is for reception by a master device. The slave address is defined by 7 bits<sup>\*1</sup>, and is set between B'0000000 and H'1111111 by the user. However, address B'0000000 (referred to as the general call address) and certain other addresses are reserved.

Data is transferred in 1-byte (8-bit) units. The ninth bit is an acknowledge bit from the reception device. For example, when a slave address is transmitted from the master device, the corresponding slave device drives SDA low on the ninth clock cycle to return an acknowledgement to the master.

There is no limit on the number of bytes of data that can be transferred between the setting of a start condition and of the corresponding stop condition. A communication is completed when the stop condition is set.

Notes: \*1 The I<sup>2</sup>C bus specification describes 10-bit addresses. Hitachi's I<sup>2</sup>C bus interface module does not support this 10-bit address specification.



\*2 The general call address, B'0000000, is used to specify all slave addresses that are connected to the bus.

Figure 1.5 Format for Data Transfer

#### **1.2.2** Procedure for Data Transfer (Example: master transmission, slave reception)

Figure 1.6 shows an example when the master device transmits 1 byte of data to the slave device.

In the first place, the master device sets the start condition by changing the level on the SDA line from high to low while the SCL line is high. Next, the master outputs a clock signal on the SCL line and outputs, on the SDA line, the address of the slave that will be the target of this communication. The address of the slave is defined by 7 bits. A bit to indicate the direction of the communication is added as an eighth bit.

Rev. 2.0, 11/01, page 6 of 358

The master device releases the SDA line in the ninth clock cycle so that it is able to receive an acknowledgement of selection from the slave device. The selected slave device drives the SDA line low during this clock cycle to return the acknowledgement.

The master device receives the acknowledgement from the slave at the specified address and keeps the SCL line low until the first byte of data is ready for transmission. When the first byte is ready, the master device outputs the data on the SDA line while outputting a clock signal on the SCL line. In the same way as for the slave address, the selected slave device returns an acknowledgement to the master device in the ninth clock cycle. This signal acknowledges that the slave device has received the data without problems.

The master device keeps the SCL line low while receiving this acknowledgement from the slave device. To set the stop condition, the level on the SDA line is then changed from low to high while the SCL line is high.

During the transmission of data, the slave device may become unable to receive the data because it is busy with some other processing. In this case, the slave device keeps the SCL line at its low level so that the master device stays in its wait state. The timing with which the slave device is able to drive SCL low is at the same time as the master device is driving SCL low.



Figure 1.6 Format for Data Transfer (Master Transmission, Slave Reception)

#### **1.3** The Single-Master and Multi-Master Configurations

#### 1.3.1 Single-Master

The master device sets start and stop conditions to control data communications. It also outputs the synchronizing clock signal on the SCL line and slave addresses so that data can be transmitted and received. The system configuration shown in figure 1.7, in which a set device is always the master, is a single-master configuration.



Figure 1.7 A Single-Master Configuration

#### 1.3.2 Multi-Master

A configuration in which two or more devices are included as masters in one system is called a multi-master configuration.

The master device is only able to start the transfer of data after the bus has been released. However, in the multi-master configuration, multiple master devices may simultaneously attempt to start to transfer data. There is then a conflict over bus rights. The specifications of the  $I^2C$  bus thus include a procedure for adjusting communications when there is a conflict over bus rights. For details, see 1.4, Procedure for Adjusting Communications.



Figure 1.8 A Multi-Master Configuration

#### 1.4 Procedure for Adjusting Communications

The specification of the I<sup>2</sup>C bus interface includes a procedure for adjusting communications to prevent conflicts over bus rights. This supports systems in multi-task configurations.

Master devices monitor the bus line to confirm that the bus has been released before they set the start condition. When the bus is released, multiple master devices may attempt to set the start condition. A single valid master device is thus defined by the procedure shown in figure 1.9.

In the I<sup>2</sup>C bus, the data is settled for placement on the SDA line while the SCL line is at its high level. Therefore, each device monitors for the rising edge of the SCL line after the start condition has been set and compares the state of the SDA line with the bit of data that each device is attempting to send (this initial data will be the slave address). If device 1 is driving SDA high while device 2 is driving SDA low, the actual SDA line will be low because of the wired-AND connection, so device 1 confirms that this differs from the bit which is attempting to output. Device 1 then switches the data output stage off. In this example, device 2 continues its operation as a master device (see figure 1.9). When all masters are trying to specify the address of the same slave device, the operation will proceed to the next step and the first bit of data will be compared, and so on.

For example, when the data to be transferred transfer data are H'01 and H'02 as shown in figure 1.10, the datum H'01 is low over a longer period, and its transmission thus continues to be enabled. In the same way, the general call address (H'00) has the highest priority.

Rev. 2.0, 11/01, page 9 of 358



Figure 1.9 Procedure for Adjusting Communications (Detection of the Loss of Bus Arbitration)



Figure 1.10 A Specific Example of the Adjustment of Communications

# Section 2 Explanation of the Interface Functions of the $I^2C$ Bus

#### 2.1 Lineup of Products that Incorporate the I<sup>2</sup>C Bus Interface

Our I<sup>2</sup>C bus interface modules may be roughly classified into two groups.

- (1) H8 family: The models which feature the first I<sup>2</sup>C bus interface module to have been manufactured by Hitachi.
- (2) H8S family: An enhanced version of the H8 family.

Table 2.1 lists Hitachi's products that incorporate the  $I^2C$  bus interface and the types of the  $I^2C$  bus interface modules.

Series		Product name	Numbe of pins		el MASK* <sup>1</sup>	F-ZTA	T™ ZTAT®	l²C module
H8/300	H8/3217	H8/3217	64, 80	2ch	0	_	0	H8 series
series	series	H8/3216		2ch	0	_	_	_
		H8/3214		2ch	0	_	0	_
		H8/3212	_	2ch	0	_	_	_
		H8/3202	_	1ch	0	_	_	_
	H8/3337	H8/3337Y	80, 84	1ch	0	_	0	_
	series	H8/3337YF		1ch	_	0	_	_
		H8/3337SF	_	1ch	_	0	_	_
		H8/3336Y	_	1ch	0	_	_	_
		H8/3334Y	_	1ch	0	_	0	_
		H8/3334YF	_	1ch	_	0	_	_
	H8/3437	H8/3437	100	1ch	0	_	0	_
	series	H8/3437YF	_	1ch	_	0	_	_
		H8/3437SF	_	1ch	_	0	_	_
		H8/3436	_	1ch	0	_	_	_
		H8/3434	_	1ch	0		0	_
		H8/3434F	_	1ch	—	0	—	_

 Table 2.1
 Products that Incorporate the I<sup>2</sup>C Bus Interface

Series		Product name	Numbe of pins	r Chann	el MASK* <sup>1</sup>	F-ZTAT <sup>™</sup>	' ZTAT®	l²C module
H8/300	H8/3567	H8/3567	42, 44	2ch	0	_	0	H8S
series	series	H8/3564	-	2ch	0	_	_	series
		H8/3561	-	2ch	0	_	_	_
		H8/3567U	-	2ch	0	_	0	_
		H8/3564U	-	2ch	0	_	_	_
	H8/3577	H8/3577	64	2ch	0	_	0	_
	series	H8/3574	-	2ch	0	0	_	_
H8/300L	H8/3947	H8/3947	100	2ch	0	_	0	H8 series
series	series	H8/3946	-	2ch	0	_	_	_
		H8/3945	-	2ch	0	_	_	_
H8/300H	H8/3664	H8/3664	42, 64	1ch	0	0	_	H8S
Tiny series*	<sup>2</sup> series							series
H8S series	H8S/2100	H8S/2127	64, 80	2ch	0	_	_	H8S
	series	H8S/2126	-	2ch	0	_	_	series
		H8S/2128F	-	2ch	_	0	_	_
		H8S/2138	80	2ch	0	_	_	_
		H8S/2137	-	2ch	0	_	_	_
		H8S/2138F	-	2ch	_	0	_	_
		H8S/2148	100	2ch	0	_	_	_
		H8S/2147	-	2ch	0	_	_	_
		H8S/2148F	-	2ch	_	0	_	_
		H8S/2147NF		2ch	_	0	_	_
		H8S/2149YV F	,	2ch	_	0	_	_
		H8S/2169YV F	' 144	2ch		0	—	
		H8S/2194	112	1ch	0	—	_	_
		H8S/2193	-	1ch	0	_		
		H8S/2192	-	1ch	0	_		
		H8S/2191	-	1ch	0	_	_	
		H8S/2194F	_	1ch	_	0	_	_

#### Table 2.1 Products that Incorporate the I<sup>2</sup>C Bus Interface (continued)

Series		Product name	Number of pins	Channel	MASK*1	F-ZTAT <sup>™</sup>	<b>ZTAT</b> <sup>®</sup>	l²C module
		H8S/2199		2ch	0	_	_	
		H8S/2198	_	2ch	0	_	_	_
		H8S/2197	-	2ch	0	_	_	_
		H8S/2196	_	2ch	0	_	_	_
		H8S/2199F	_	2ch	_	0	_	_
H8S series	H8S/2200	H8S/2238	100	2ch	<b>○</b> * <sup>2</sup>	<b>○</b> * <sup>2</sup>	_	H8S
	series	H8S/2236	_	2ch	()*²	_	_	series
		H8S/2258	_	2ch	<b>○</b> * <sup>2</sup>	<b>○</b> *²	_	_
			_					_
		H8S/2256		2ch	○*2	—	—	
	H8S/2600	H8S/2633	120,128	2ch	_	0	_	_
	series	H8S/2643*2	144	2ch	_	0	_	_

 Table 2.1
 Products that Incorporate the I<sup>2</sup>C Bus Interface (continued)

Notes: \*1 MASK versions are available.

\*2 For details on the specification/usage of the I<sup>2</sup>C bus interface which is included in the H8/300H Tiny series, see the additional volume.

#### 2.2 Specifications of the I<sup>2</sup>C Bus Interfaces Incorporated in H8/300 Series and H8/300L Series Products [H8 Series]

#### 2.2.1 Specifications of the I<sup>2</sup>C Bus Interfaces Incorporated in H8/300 Series and H8/300L Series Products

The main specifications of the  $I^2C$  bus interfaces incorporated in Hitachi's H8/300 series and H8/300L series 8-bit microcomputers are shown below. For the groups of products that incorporate this module, see table 2.1.

• Units for data transfer

number of bits on each transfer:1 to 8 bits

number of frames to be transferred: unlimited

- Automatic setting of start/stop conditions
- Automatic loading of acknowledge bits
- Wait function
- Internal clock signals can be selected from among eight types.
- Acknowledgement and serial modes are available.
- Selectable order of output for the data to be transmitted (selection of MSB/LSB first)

Rev. 2.0, 11/01, page 13 of 358

#### Renesas

• The on-chip filter (noise canceller) keeps the data reliable.

## 2.2.2 Configuration of the I<sup>2</sup>C Bus Interfaces Incorporated in H8/300 Series and H8/300L Series Products

Figure 2.1 is an internal block diagram of the I<sup>2</sup>C bus interface. It consists of a prescaler (PS), clock controller, data control circuit, bus-state decision circuit, bus-arbitration decision circuit, address comparator, interrupt controller, and a group of registers that store the bus information and data.



Figure 2.1 Block Diagram of I<sup>2</sup>C Bus Interface

Table 2.2 is a list of the registers.

Table 2.2	Internal Registers of the I <sup>2</sup> C Bus Interface
-----------	--

Name	Abbrev.	Function
I <sup>2</sup> C bus control register	ICCR	Register for setting transfer mode
I <sup>2</sup> C bus status register	ICSR	The various state flags are set here
I <sup>2</sup> C bus data register	ICDR	Stores data for transmission/reception
I <sup>2</sup> C bus mode register	ICMR	Register to set the transfer format
Slave address register	SAR	Register to set the slave address

# 2.2.3 Data Transfer Format of the I<sup>2</sup>C Bus Interfaces Incorporated in H8/300 Series and H8/300L Series Products

The  $I^2C$  bus interface handles the following three formats for the transfer of data. There is no limit on the number of frames transferred.

(1) Addressing format



Number of transmission bits: n = 1 to 8 Number of transmission frames: m = 1 or more

(2) Addressing format (with resending of the start condition signal)



Number of transmission bits: n1 and n2 = 1 to 8 Number of transmission frames: m1 and m2 = 1 or more

The addressing format with resending of the start condition is used in cases where the direction of the transfer must be changed during the transfer (structuring of the data transfer). After the resending start condition is sent, the slave address is made the same as that when the first start condition was set.



The slave address and R/W bit are not recognized in this format.

## 2.2.4 Explanation of Functions of the Registers of the I<sup>2</sup>C Bus Interfaces Incorporated in H8/300 Series and H8/300L Series Products

Table 2.3 lists the function of each bit of the registers of this  $I^2C$  bus interface.

 Table 2.3
 Functions of the Incorporated Registers of the I<sup>2</sup>C Bus Interface

Register name	Bit name	Functio	n	Master	Slave	Site and Properties of this Setting
WSCR*1	CKDBL	frequen	whether or not the cy of the input clock to the ral module is divided by	) •		A: Set in the initial setting routine. The values are retained. Confirm the completion of processing
STCR*1	IICE		access to the registers o ous interface.	fO	0	by the I <sup>2</sup> C bus interface when changing the settings in this register.
	IICX	frequen	ects the transfer clock's uency according to the ngs of CSK2 to 0 in ICCR.			
SAR	FS	When ICE = 0	Selects whether or not the slave address of this interface is recognized	0	0	_
	SLV6 to 0		Hold the slave address. Only enabled when FS =0.	0	0	_
ICMR	MLS	When ICE = 1	Selects MSB or LSB first.	0	0	B: Set while the SCL clock has stopped (when the
	WAIT	_	Selects whether a wait is inserted between the data and acknowledgement by the transmission equipment.	e		bus is released, and the transmission/reception of data is complete). The values are retained.
	BC2 to 0		Specify the transfer bit. Set immediately before transfers other than 8 bits.	0	0	_

Register name	Bit name	Function	Master	Slave	Site and Properties of this Setting
ICCR	ICE* <sup>2</sup>	1 is set after SAR is set. The I <sup>2</sup> C bus interface enters the transferenabled state.	0	0	
	IEIC	Disables/enables the interrupt.	0	0	—
	MST	Sets master/slave and	0	0	—
	TRS	Transmission/reception. The communications mode (transmission/reception) of the slave is automatically set according to the TRS bit setting ir the master's interface.	0	0	_
	ACK	Specifies whether the acknowledge bit is or is not inserted after 8-bit serial data has been transmitted.	0	0	_
	CKS2 Specify the transfer rate. to 0		0		_
ICSR	BBSY	BBSY monitors the bus state.	0	0	C: Flags that are
	SCP	Sets the start/stop condition.	0		automatically set during the process of data
		The start condition is set by setting BBSY = 1 and SCP = 0.			communication. Clear them in order according to
		The stop condition is set by setting BBSY = 0 and SCP = 0.			the communications protocol (BBSY and SCP
	IRIC	Set to 1 when this interface is an interrupt source.	0	0	are also used to set the start/stop conditions).
	AL	Set to 1 when losing in bus arbitration.	0		_
	AAS	Set to 1 when the slave address transmitted by the master matches the value in SAR.		0	_
	ADZ	Set to 0 when the general call address (H'00) is recognized.		0	_
	ACKB	Sets/recognizes the acknowledge bit.	0	0	As described under B above.
ICDR	ICDR7 to 0	Data register for transmission/reception.	0	0	Accessed in the transmission and reception of data.

Notes: \*1 Only applies to H8/3337 series, H8/3437 series, and H8/3217 series products.

\*2 The ICE bit is used to control the switching of the I/O port between operation as an I<sup>2</sup>C bus module and as a general-purpose I/O port. When the ICE bit is switched, a clock signal or start/stop condition may be generated as a pseudo-state according to the state of the setting of the general-purpose I/O port. As a result, there is the possibility that a defect will be caused in some other device. When this bit is manipulated, the corresponding port is recommended to be set in the input state or to output a high level.

#### 2.3 Specifications of the I<sup>2</sup>C Bus Interfaces Incorporated in H8S Series Products

#### 2.3.1 Features of the I<sup>2</sup>C Bus Interfaces Incorporated in H8S Series Products

The main features of the I<sup>2</sup>C bus interface incorporated in H8S series products are illustrated with Hitachi's 16-bit single chip H8S/2138 series microprocessor as an example.

- Selection of format as addressing or non-addressing
  - I<sup>2</sup>C bus format: addressing format with acknowledge bit, for master/slave operation.
  - Serial format: non-addressing format without acknowledgement bit, for master operation only
- The I<sup>2</sup>C bus format conforms to the specification of the Philips I<sup>2</sup>C bus interface.
- There are two ways of setting the slave address in the  $I^2C$  bus format.
- Start and stop conditions are generated automatically in master mode in the I<sup>2</sup>C bus format.
- Selection of acknowledge output levels when receiving in the I<sup>2</sup>C bus format.
- Automatic loading of acknowledge bit when transmitting in the I<sup>2</sup>C bus format
- Wait function in master mode in the I<sup>2</sup>C bus format
  - A wait can be inserted by driving the SCL pin low after transfers of data other than acknowledgement bits. The wait request is cleared when the next transfer becomes possible.
- Wait function in slave mode in the  $I^2C$  bus format
  - A wait request can be generated by driving the SCL after the transfers of data other than acknowledgement bits. The wait request is cleared when the next transfer becomes possible.
- Five interrupt sources
  - Detection of start condition (in master mode)
  - End of data transfer : at the rising edge of the ninth clock of the SCL, including transmission mode transitions with I<sup>2</sup>C bus format and address reception after loss of the master arbitration.

Rev. 2.0, 11/01, page 19 of 358

- Address match: when any slave address matches the address of this unit or the general call
  address is received while the unit is in the I<sup>2</sup>C bus format's slave reception mode.
- Detection of stop condition (in slave mode)
- When the internal flag TDRE or RDRF is set to 1 (when data is transferred from ICDRT to ICDRS or from ICDRS to ICDRR)
- Selection from among 16 internal clocks while in master mode
- Direct bus drive (SCL/SDA pins)
  - Two pins, P52/SCL0 and P97/SDA0, normally function as NMOS push-pull outputs and function as NMOS open-drain outputs when the bus-drive function is selected.
  - Two pins, P86/SCL1 and P42/SDA1, normally function as CMOS pins and only function as NMOS outputs when the bus-drive function is selected.
- An on-chip-filter (noise canceller) is provided to maintain the reliability of data.
- The control function is supported in the standard DDC (display data channel) for PC monitors.
   Automatic switching from format-less to I<sup>2</sup>C bus format is possible (only on channel 0).
  - Format-less operation (i.e., without start/stop condition, non-addressing) in slave mode
  - Operation in the pin configuration of common data pin (SDA) and independent clock pins (VSYNCI and SCL).
  - Automatic switching from format-less mode to I<sup>2</sup>C bus mode on the falling edge of SCL.

#### 2.3.2 Internal Block Configuration of the H8S Series I<sup>2</sup>C Bus Interface



Figure 2.2 shows the internal block diagram of the I<sup>2</sup>C bus interface for H8S/2138 series products.

Figure 2.2 Block Diagram of the H8S/2138 Series I<sup>2</sup>C Bus Interface

The registers are described in table 2.4.

Table 2.4	The Registers of the H8S/2138 Series I <sup>2</sup> C Bus Interface	
-----------	---	--

Name	Abbrev.	Function
I <sup>2</sup> C bus control register	ICCR	Register for setting transfer mode
I <sup>2</sup> C bus status register	ICSR	Each state flag is set.
I <sup>2</sup> C bus data register	ICDR	Stores received data and data for transmission
I <sup>2</sup> C bus mode register	ICMR	Register to set the transfer format
Slave address register	SAR	Register to set the slave address
Slave address register	SARX	Register to set the second slave address

#### 2.3.3 Data Format for the H8S Series I<sup>2</sup>C Bus

Figures 2.3 shows the format for the  $I^2C$  bus of H8S series products. The  $I^2C$  bus format is made up of the start condition, the slave address field (7-bit addressing) that specifies the slave device's address, the R/W-bit field that indicates the direction of communications, the acknowledge-bit field, data field, and stop condition (for a description of the symbols, see table 2.5).

This I<sup>2</sup>C bus interface module allows the use of format-less and serial formats, as well as the I<sup>2</sup>C bus format itself (this is so for IIC channel 0 in H8S/2138 series products; for other products, confirm the details on this point in the respective hardware manuals). The additional modes are shown in figure 2.3, (c) and (d).



#### Figure 2.3 The I<sup>2</sup>C Bus Data Format



#### Figure 2.3 Other Data Formats

Table 2.5 lists the description of symbols in the I<sup>2</sup>C bus data format and I<sup>2</sup>C bus timing.

#### Table 2.5 Symbols

Symbol	Function
S	Start condition. The master device drives SDA from high to low while SCL is high.
SLA	Slave address, by which the master device selects a slave device.
R/W	Indicates the direction of transmission/reception: from the slave device to the master device when the $R/\overline{W}$ bit is 1, or from the master device to the slave device when the $R/\overline{W}$ bit is 0.
A	Acknowledge. The reception device (the slave in master-transmit mode or the master in master-receive mode) drives SDA to its low level to acknowledge a transfer.
DATA	The data being transferred. The number of bits of data to be transmitted and received is set by bits BC2 to BC0 in ICMR. Either the MSB-first or LSB-first format is selected by the MLS bit in ICMR.
Ρ	Stop condition. The master device drives SDA from low to high level while SCL is high.

Figure 2.4 shows the timing of the  $I^2C$  bus.

Start condition (S):	Operation in which SDA is changed from high to low while SCL is high.
Stop condition (P):	Operation in which SDA is changed from low to high while SCL is in its high state
Data (SLA/R/W/DATA):	Settled for placement on SDA while SCL is high.

For the ac characteristics of the bus, see the hardware manuals for the individual products.



Figure 2.4 I<sup>2</sup>C Bus Timing

#### 2.3.4 Description of Functions of the H8S Series I<sup>2</sup>C Bus Interface Incorporated Registers

Table 2.6 lists the functions of the H8S series  $I^2C$  bus interface incorporated registers of H8S series (H8S/2138 series).

Rev. 2.0, 11/01, page 24 of 358
Register name	Bit name	Functions	R/W	Initial value
ICDR	ICDR7 to 0	ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmission and reception data register when receiving. ICDR is divided internally into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). ICDRS cannot be read or written to by the CPU, ICDRR is read-only, and ICDRT is write-only. Data transfer among the three registers is performed automatically in coordination with changes in the bus state, and affect the status of internal flags such as TDRE and RDRF.	R/W	_
		If IIC is in transmit mode and the next data is in ICDRT (the TDRE flag is 0) following transmission/reception of one frame of data using ICDRS, data is transferred automatically from ICDRT to ICDRS. If IIC is in receive mode and no previous data remains in ICDRR (the RDRF flag is 0) following reception of one frame of data using ICDRS, data is transferred automatically from ICDRS to ICDRR.		
		ICDR is assigned to the same address as SARX, and can be written and read only when the ICE bit is set to 1 in ICCR.		
_	TDRE	TDRE is a one bit internal flag that cannot be read/written.		0
		• TDRE = 0 indicates that transmission cannot be started or the next transmit data is in ICDR (ICDRT).		
		[Clear conditions]		
		<ol> <li>When transmit data is written in ICDR (ICDRT) in transmit mode (TRS = 1)</li> </ol>		
		(2) When a stop condition establishment is detected in the bus line state after a stop condition is set with the I <sup>2</sup> C bus format or serial format selected		
		(3) When a stop condition is detected with the I <sup>2</sup> C bus format selected		
		<ul> <li>(4) In receive mode (TRS = 0)</li> <li>(A0 write to TRS during transfer is valid after reception of a frame containing an acknowledge bit.)</li> </ul>		
		• TDRE = 1 indicates that the next transmit data can be written	n	
		in ICDR (ICDRT).		
		[Set conditions]		
		(1) In transmit mode (TRS = 1), when a start condition is detected in the bus line state after a start condition is set in master mode with the l <sup>2</sup> C bus format or serial format selected		

# Table 2.6 Description of functions of built-in registers

Register name	Bit name	Functions	R/W	Initial value
		<ul><li>(2) When using formatless mode in transmit mode (TRS = 1)</li></ul>	:	
		(3) When data is transferred from ICDRT to ICDRS (Data transfer from ICDRT to ICDRS when TRS = 1 and TDRE = 0, and ICDRS is empty)		
		<ul> <li>When a switch is made from receive mode (TRS = 0) t transmit mode (TRS = 1) after detection of a start condition</li> </ul>	0	
	RDRF	RDRF is a one bit internal flag that cannot be read/written.	_	0
		• RDRF = 0 indicates that the data in ICDR (ICDRR) is invalid		
		• RDRF = 1 indicates that the receive data in ICDR (ICDRR) can be read.		
		[Clearing conditions]		
		When ICDR (ICDRR) receive data is read in receive mode		
		[Setting conditions]		
		When data is transferred from ICDRS to ICDRR (Data transfer from ICDRS to ICDRR in case of normal transmission termination with TRS = 0 and RDRF = 0)		
SAR		SAR is an 8-bit readable/writable register that selects the forma and stores the slave address. When the chip is in slave mode (and the addressing mode is selected), if the upper 7 bits of SA match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device specified by the master device. SAR is assigned to the same address as ICMR, and can be written and read only when the ICE bit is cleared to in ICCR.	R	H'00
	SVA6 to 0	A unique address is set in bits SVA6 to SVA0, differing from the addresses of other slave devices connected to the I <sup>2</sup> C bus.	R/W	0

Register name	Bit name	Functions	R/W	Initial value
	FS	Used together with the FSX bit in SARX and the SW bit in DDCSWR to select the transfer format.	R/W	0
		• SW = 0, FS = 0, FSX = 0		
		I <sup>2</sup> C bus format (SAR and SARX slave address are recognizes)		
		• SW = 0, FS = 0, FSX = 1		
		I <sup>2</sup> C bus format (SAR slave address is recognized and SARX slave address is ignored)		
		• SW = 0, FS = 1, FSX = 0		
		I <sup>2</sup> C bus format (SAR slave address is ignored and SARX slave address is recognized)		
		• SW = 0, FS = 1, FSX = 1		
		Clock synchronous serial format (SAR and SARX slave addresses ignored)		
		• <u>SW = 1, FS = 0, FSX = 0</u>		
		• <u>SW = 1, FS = 0, FSX = 1</u>		
		• <u>SW = 1, FS = 1, FSX = 0</u>		
		Formatless (start condition/stop condition is not detected, with acknowledge bit)		
		• SW = 1, FS = 1, FSX = 1		
		Formatless (start condition/stop condition is not detected, without acknowledge bit)		
SARX		SARX is an 8-bit readable/writable register that selects the format and stores the second slave address. When the chip is in slave mode (and the addressing format is selected), if the upper 7 bits of the first frame received after a start condition and the upper 7 bits of SARX match, the chip operates as the slave device specified by the master device. SARX is assigned to the same address as ICDR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.	R/W	H'01
	SVAX6 to 0	A unique address differing from the addresses of other slave devices connected to the $l^2C$ bus is set in bits SVAX6 to SVAX0.	R/W	0
	FSX	The FSX bit selects whether or not SARX slave address is recognized in slave mode. For details, see the description of the FS bit in SAR.	R/W	1

Register name	Bit name	Functions	R/W	lnitial value	
ICMR		ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the master mode transfer clock frequency, and the transfer bit count. ICMR is assigned to the same address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR.	R/W	H'00	
	MLS	MLS selects whether data is transferred MSB-first or LSB-first (if the number of bits in a frame, excluding the acknowledge bit, is less than 8, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0, and toward the LSB side when MLS = 1. Receive data bits read from the LSB side should be treated as valid when MLS = 0, and bits read from the MSB side when MLS = 1). MLS should not be set to 1 when they are used in the I <sup>2</sup> C bus format.		0	
		MSB-first • MLS = 1 LSB-first			
	WAIT	WAIT selects whether to insert a wait between the transfer of data and the acknowledge bit, in master mode with the $l^2C$ bus format. When WAIT is set to 1, after the fall of the clock for the final data bit, the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted. The IRIC flag in ICCR is set to 1 on completion of the acknowledge bit transfer, regardless of the WAIT setting. • WAIT = 0 Data and acknowledge bits transferred consecutively • WAIT = 1 Wait inserted between data and acknowledge bits	R/W	0	

Register name	Bit name	Functions	R/W	Initial value
	CKS2 to CKS0	Bits CKS2 to CKS0, together with the IICX1 (channel 1) or IICX0 (channel 0) bit in the STCR register, select the transfer clock frequency in master mode. They should be set according to the required transfer rate.	) R/W	0
		• IICX = 0, CKS2 = 0, CKS1 = 0, CKS0 = 0		
		The transfer clock is set to $\phi/28$ .		
		• IICX = 0, CKS2 = 0, CKS1 = 0, CKS0 = 1		
		The transfer clock is set to $\phi/40$ .		
		• IICX = 0, CKS2 = 0, CKS1 = 1, CKS0 = 0		
		The transfer clock is set to $\phi/48$ .		
		• IICX = 0, CKS2 = 0, CKS1 = 1, CKS0 = 1		
		The transfer clock is set to $\phi/64$ .		
		• IICX = 0, CKS2 = 1, CKS1 = 1, CKS0 = 0		
		The transfer clock is set to $\phi/80$ .		
		• IICX = 0, CKS2 = 1, CKS1 = 0, CKS0 = 1		
		The transfer clock is set to $\phi/100$ .		
		• IICX = 0, CKS2 = 1, CKS1 = 1, CKS0 = 0		
		The transfer clock is set to $\phi/112$ .		
		• IICX = 0, CKS2 = 1, CKS1 = 1, CKS0 = 1		
		The transfer clock is set to $\phi/128$ .		
		• IICX = 1, CKS2 = 0, CKS1 = 0, CKS0 = 0		
		The transfer clock is set to $\phi/56$ .		
		• IICX = 1, CKS2 = 0, CKS1 = 0, CKS0 = 1		
		The transfer clock is set to $\phi/80$ .		
		IICX = 1, CKS2 = 0, CKS1 = 1, CKS0 = 0		
		The transfer clock is set to $\phi/96$ .		
		• IICX = 1, CKS2 = 0, CKS1 = 1, CKS0 = 1		
		The transfer clock is set to $\phi/128$ .		
		• IICX = 1, CKS2 = 1, CKS1 = 0, CKS0 = 0		
		The transfer clock is set to $\phi/160$ .		
		• IICX = 1, CKS2 = 1, CKS1 = 0, CKS0 = 1		
		The transfer clock is set to $\phi/200$ .		
		• IICX = 1, CKS2 = 1, CKS1 = 1, CKS0 = 0		
		The transfer clock is set to $\phi/224$ .		
		• IICX = 1, CKS2 = 1, CKS1 = 1, CKS0 = 1		
		The transfer clock is set to $\phi/256$ .		

# RENESAS

Rev. 2.0, 11/01, page 29 of 358

Register name	Bit name	Functions	R/W	Initial value
	BC2 to BC0	Bits BC2 to BC0 specify the number of bits to be transferred new time. With the l <sup>2</sup> C bus format (when the FS bit in SAR or the FS bit in SARX is 0), the data is transferred with one additional acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL line is low.	x	0
		Bits BC2 to BC0 are initialized to 000 by a reset and when a start condition is detected. The value returns to 000 at the end o a data transfer, including the acknowledge bit.	ſ	
		• BC2 = 0, BC1 = 0, BC0 = 0		
		Clock synchronous serial = 8 bits/frame		
		l <sup>2</sup> C bus = 9 bits/frame		
		• BC2 = 0, BC1 = 0, BC0 = 1		
		Clock synchronous serial = 1 bit/frame		
		$I^2C$ bus = 2 bits/frame		
		• BC2 = 0, BC1 = 1, BC0 = 0		
		Clock synchronous serial = 2 bits/frame		
		l <sup>2</sup> C bus = 3 bits/frame		
		• BC2 = 0, BC1 = 1, BC0 = 1		
		Clock synchronous serial = 3 bits/frame I <sup>2</sup> C bus = 4 bits/frame		
		• BC2 = 1, BC1 = 0, BC0 = 0		
		Clock synchronous serial = 4 bits/frame I²C bus = 5 bits/frame		
		• $BC2 = 1, BC1 = 0, BC0 = 1$		
		Clock synchronous serial = 5 bits/frame		
		$l^2$ C bus = 6 bits/frame		
		• $BC2 = 1, BC1 = 1, BC0 = 0$		
		Clock synchronous serial = 6 bits/frame		
		$l^2$ C bus = 7 bits/frame		
		• BC2 = 1, BC1 = 1, BC0 = 1		
		Clock synchronous serial = 7 bits/frame		
		$l^2$ C bus = 8 bits/frame		

Register name	Bit name	Functions	R/W	Initial value
	AAS	In I <sup>2</sup> C bus format slave receive mode, AAS is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.	R/(W)*	10
		AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.		
		• $AAS = 0$		
		Slave address or general call address is not recognized.		
		[Clear conditions]		
		<ol> <li>When ICDR data is written (transmit mode) or read (receive mode)</li> </ol>		
		(2) When 0 is written in AAS after reading $AAS = 1$		
		(3) In master mode		
		• AAS = 1		
		Slave address or general call address is recognized.		
		[Setting condition]		
		When the slave address or general call address is detected in slave receive mode and FS = 0		
	ADZ	In I <sup>2</sup> C bus format slave receive mode, ADZ is set to 1 if the first frame following a start condition is the general call address (H'00).	R/(W)*	<sup>1</sup> 0
		ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.		
		• ADZ = 0		
		General call address is not recognized.		
		[Clearing conditions]		
		<ol> <li>When ICDR data is written (transmit mode) or read (receive mode)</li> </ol>		
		(2) When 0 is written in ADZ after reading ADZ =1		
		(3) In master mode		
		• ADZ = 1		
		General call address is recognized.		
		[Setting condition]		

When the general call address is detected in slave receive mode and (FS = 0 or FSX = 0)

Register name	Bit name	Functions	R/W	Initial value
	ACKB	ACKB stores acknowledge data. In transmit mode, after the reception device receives data, it returns acknowledge data, and this data is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in this bit is sent to the transmission device.	R/W	0
		When this bit is read, in transmission (when $TRS = 1$ ), the value loaded from the bus line (returns by the reception device) is read. In reception (when $TRS = 0$ ), the value set is read.		
		• ACKB = 0		
		In receive mode, 0 is output at acknowledge output timing	I	
		• In transmit mode, indicates that the reception device has acknowledged the data (signal is 0).		
		• ACKB = 1		
		<ul> <li>In receive mode, 1 is output at acknowledge output timing.</li> </ul>		
		• In transmit mode, indicates that the reception device has not acknowledge the data (signal is 1).		
ICCR		ICCR is an 8-bit readable/writable register that enables or disables the I <sup>2</sup> C bus interface operation, enables or disables interrupts, selects master or slave mode and transmission or reception, enables or disables acknowledgement, confirms the I <sup>2</sup> C bus interface bus status, sets start/stop conditions, and performs interrupt flag confirmation.	R/W	H'01
	ICE	ICE selects whether or not the $l^2C$ bus interface is to be used. When ICE is set to 1, port pins function as SCL and SDA input/output pins and transfer operations are enabled in the $l^2C$ bus interface module. When ICE is cleared to 0, the $l^2C$ bus interface module is halted and its internal states are cleared.	R/W	0
		The SAR and SARX registers can be accessed when ICE is 0. The ICMR and ICDR registers can be accessed when ICE is 1.		
		• ICE = 0		
		I <sup>2</sup> C bus interface module is disabled (SCL and SDA signal pins set to port function).		
		I <sup>2</sup> C bus interface module internal states are initialized. SAR and SARX can be accessed.		
		<ul> <li>ICE = 1</li> </ul>		
		I <sup>2</sup> C bus interface module is enabled for transfer operation (pins SCL and SCA are driving the bus).		
		ICMR and ICDR can be accessed.		

Register name	Bit name	Functions	R/W	Initial value
	IEIC	IEIC enables or disables interrupts from the $I^2C$ bus interface to the CPU.	R/W	0
		• IEIC = 0		
		I <sup>2</sup> C bus interface interrupts are disabled.		
		• IEIC = 1		
		I <sup>2</sup> C bus interface interrupts are enabled.		
	MST	MST selects whether the I <sup>2</sup> C bus interface operates in master mode or slave mode.	R/W	0
		• MST = 0		
		Slave mode		
		[Clearing conditions]		
		(1) When 0 is written by software		
		(2) When bus arbitration is lost after transmission is started in I <sup>2</sup> C bus format master mode	ł	
		• MST = 1		
		Master mode		
		[Setting conditions]		
		<ol> <li>When 1 is written by software (in cases other than clearing condition 2)</li> </ol>		
		(2) When 1 is written in MST after reading $MST = 0$		
	TRS	TRS selects whether the I <sup>2</sup> C bus interface operates in transmit mode or receive mode.	R/W	0
		• TRS = 0		
		Reception mode		
		[Clearing conditions]		
		<ul> <li>When 0 is written by software (in cases other than setting condition 3)</li> </ul>		
		(2) When 0 is written in TRS after reading TRS = 1 (in case of setting condition 3)	Э	
		(3) When bus arbitration is lost after transmission is started in I <sup>2</sup> C bus format master mode	ł	
		(4) When the SW bit in DDCSWR changes from 1 to 0		
		• TRS = 1		
		Transmit mode		
		[Setting conditions]		
		(1) When 1 is written by software (in cases other than clearing conditions 3 and 4)		

# RENESAS

Rev. 2.0, 11/01, page 33 of 358

Register name	Bit name			Initial value
		(2) When 1 is written in TRS after reading TRS = 0 (in case of clearing conditions 3 and 4)		
		(3) When 1 is received as the R/W bit of the first frame in I <sup>2</sup> C bus format slave mode		
	ACKE	ACKE specifies whether the value of the acknowledge bit returned from the reception device when using the I <sup>2</sup> C bus format is to be ignored and continuous transfer is performed, or transfer is to be aborted and error handling will be performed if the acknowledge bit is 1. When the ACKE bit is 0, the value of the received acknowledge bit is not indicated by the ACKB bit, which is always 0.	R/W	0
		• ACKE = 0		
		The value of the acknowledge bit is ignored, and continuous transfer is performed.		
		• ACKE = 1		
		If the acknowledge bit is 1, continuous transfer is aborted.		
	BBSY	The BBSY flag can be read to check whether the I <sup>2</sup> C bus (SCL, SDA) is busy or free. In master mode, this bit is also used to set start and stop conditions.	R/W	0
		A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition, clearing BBSY to 0.		
		To set a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is set in the same way. To set a stop condition, write 0 in BBSY and 0 in SCP. It is not possible to write to BBSY in slave mode: the $l^2C$ bus interface must be set to master transmit mode before issuing a start condition. MST and TRS should both be set to 1 before writing 1 in BBSY and 0 in SCP.		
		• BBSY = 0		
		Bus is free.		
		[Clearing condition]		
		When a stop condition is detected		
		• BBSY = 1		
		Bus is busy.		
		[Setting condition]		
		When a start condition is detected		

Register name	Bit name	Functions	R/W	Initial value
	IRIC	IRIC indicates that the I <sup>2</sup> C bus interface has issued an interrupt F request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, when bus arbitration is lost in master transmit mode, and when a stop condition is detected. IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.		10
		IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.		
		When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.		
		• IRIC = 0		
		Waiting for transfer, or transfer in progress		
		[Clear conditions]		
		(1) When 0 is written in IRIC after reading IRIC = 1		
		(2) When ICDR is written or read by the DTC (when the TDRE or RDFR flag is cleared to 0)		
		• IRIC = 1		
		Interrupt requested.		
		[Setting conditions]		
		1. I <sup>2</sup> C bus format master mode		
		<ul> <li>When a start condition is detected in the bus line state after a start condition is set (when the TDRE flag is set to 1 because of first frame transmission)</li> </ul>		
		(2) When a wait is inserted between the data and acknowledge bit when WAIT = 1		
		(3) At the end of data transfer (at the rise of the 9th transmit/receive clock pulse, or at the fall of the 8th transmit/receive clock pulse when using wait insertion)		
		(4) When a slave address is received after bus arbitration is lost (when the AL flag is set to 1)		
		(5) When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKE bit is set to 1)		

Register name	Bit name	Fu	inctio	ns	R/W	Initial value
		2.	l²C b	ous format slave mode		
			(1)	When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)		
			(2)	When the general call address is detected (when $FS = 0$ and the ADZ flag is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)		
			(3)	When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)		
			(4)	When a stop condition is detected (when the STOP or ESTP flag is set to 1)		
		3.	Syno	chronous serial format and formatless		
			(1)	At the end of data transfer (when the TDRE or RDRF flag is set to 1)		
			(2)	When a start condition is detected with serial format selected		
			(3)	When the SW bit of DDCSWR is set to 1		
			(4)	When any other condition arises in which the TDRE or RDRF flag is set to 1		
	SCP	ma SC a s	aster i CP. A stop c	P bit controls the issuing of start and stop conditions in mode. To set a start condition, write 1 in BBSY and 0 in retransmit start condition is set in the same way. To set ondition, write 0 in BBSY and 0 in SCP. This SCP bit is read as 1. If 1 is written, the data is not stored.	W	1
		•	SCP	= 0		
				ng 0 sets a start or stop condition, in combination with 3BSY flag.		

• SCP = 1

Reading always returns a value of 1. Writing is ignored.

Register name	Bit name	Functions	R/W	Initial value				
ICSR		ICSR is an 8-bit readable/writable register that performs flag confirmation and acknowledge confirmation and control.	R/W	H'00				
	ESTP	The ESTP flag indicates that a stop condition has been detected during frame transfer in I <sup>2</sup> C bus format slave mode.	d R/(W)∛	<sup>*1</sup> 0				
		• ESTP = 0						
		No error stop condition						
		[Clearing conditions]						
		(1) When 0 is written in ESTP after reading ESTP = 1						
		(2) When the IRIC flag is cleared to 0						
		• ESTP = 1						
		In I <sup>2</sup> C bus format slave mode, error stop condition is detected.						
		[Setting condition]						
		When a stop condition is detected during frame transfer						
		<ul> <li>In I<sup>2</sup>C bus format slave mode</li> </ul>						
		No meaning						
	STOP The STOP flag indicates that a stop condition has been detected after completion of frame transfer in I <sup>2</sup> C bus format slave mode.							
		• STOP = 0						
		No normal stop condition						
		[Clearing conditions]						
		(1) When 0 is written in STOP after reading STOP = 1						
		(2) When the IRIC flag is cleared to 0						
		• STOP = 1						
		<ul> <li>In I<sup>2</sup>C bus format slave mode</li> </ul>						
		Normal stop condition is detected.						
		[Setting condition]						
		When a stop condition is detected after completion of frame transfer						
		<ul> <li>In mode other than slave mode in I<sup>2</sup>C bus format</li> </ul>						
		No meaning						

Register name	Bit name	Functions	R/W	Initial value
	IRTR	The IRTR flag indicates that the I <sup>2</sup> C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception operation for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.	R/(W)*	10
		IRTR flag setting is performed when the TDRE or RDRF flag is set to 1. IRTR is cleared by reading IRTR after it has been set to 1, then writing 0 in IRTR. IRTR is also cleared automatically when the IRIC flag is cleared to 0.		
		• IRTR = 0		
		Waiting for transfer, or transfer in progress		
		[Clearing conditions]		
		(1) When 0 is written in IRTR after reading IRTR = 1		
		(2) When the IRIC flag is cleared to 0		
		• IRTR = 1		
		Continuous transfer state		
		[Setting condition]		
		<ul> <li>In I<sup>2</sup>C bus format slave mode</li> </ul>		
		When the TDRE or RDRF flag is set to 1 when AASX = 1		
		<ul> <li>In modes other than slave mode in I<sup>2</sup>C bus format</li> </ul>		
		When the TDRE or RDRF flag is set to 1		
	AASX	In I <sup>2</sup> C bus format slave receive mode, the AASX flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.	R/(W)*	0
		AASX is cleared by reading AASX after it has been set to1, then writing 0 in AASX. AASX is also cleared automatically when a start condition is detected.		
		• AASX = 0		
		The second slave address is not recognized.		
		[Clearing conditions]		
		(1) When 0 is written in AASX after reading AASX = 1		
		(2) When a start condition is detected		
		(3) In master mode		
		• AASX = 1		
		The second slave address is recognized.		

Register name	Bit name	Functions	R/W	Initial value
		[Setting condition] When the second slave address is detected in slave receive mode and FSX = 0		
	AL	The AL flag indicates that arbitration was lost in master mode. The I <sup>2</sup> C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I <sup>2</sup> C bus interface detects data differing from the data it sent it sets AL to 1 to indicate that the bus has been taken by another master.	,	10
		AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR (transmit mode), or read access to ICDR (receive mode).		
		• $AL = 0$		
		Bus arbitration won		
		[Clearing condition]		
		<ul><li>(1) When ICDR data is written (transmit mode) or read (receive mode)</li></ul>		
		(2) When 0 is written in AL after reading AL= 1		
		• AL = 1		
		Arbitration lost		
		[Set flag conditions]		
		<ol> <li>If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode</li> </ol>		
		(2) If the internal SCL line is high at the fall of SCL in master transmit mode		
STCR		STCR is an 8-bit readable/writable register that controls register access, the I <sup>2</sup> C interface operating mode (when the on-chip IIC option is included), and on-chip flash memory control (F-ZTAT version), and selects the input clock of TCNT. Details other than the I <sup>2</sup> C bus interface are omitted. If a module controlled by STCR is not used, do not write 1 to the corresponding bit.		H'00
	IICX1	The IICX1 bit, together with bits CKS2 to CKS0 in ICMR, selects the transfer rate in master mode of IIC channel 1. For details, see CSK2 to CSK0 in ICMR.	R/W	0
	IICX0	The IICX0 bit, together with bits CKS2 to CKS0 in ICMR, selects the transfer rate in master mode of IIC channel 0. For details, see CSK2 to CSK0 in ICMR.	R/W	0

Register name	Bit name	Functions	R/W	Initial value
	IICE	The IICE bit controls CPU access to the I <sup>2</sup> C bus interface data and control registers (ICCR, ICSR, ICDR/SARX, ICMR/SAR).	R/W	0
		• IICE = 0		
		CPU access to I <sup>2</sup> C bus interface data and control registers is disabled.		
		• IICE = 1		
		CPU access to I <sup>2</sup> C bus interface data and control registers is enabled.		
DDCSWR		DDCSWR is an 8-bit readable/writable register that is used to control the format automatic switching of IIC channel 0 and controls the internal latch clear of IIC.	R/W	H'0F
	SWE	The SWE bit selects the automatic switching function from formatless to I <sup>2</sup> C bus format.	R/W	0
		• SWE = 0		
		Disables automatic switching of IIC channel 0 from formatless to I <sup>2</sup> C bus format.		
		• SWE = 1		
		Enables automatic switching of IIC channel 0 from formatless to I <sup>2</sup> C bus format.	5	
	SW	The SW bit selects formatless and $I^2C$ bus format in IIC channel 0.	R/W	0
		• SW = 0		
		IIC channel 0 is used in I <sup>2</sup> C bus format.		
		[Clearing conditions]		
		(1) When 0 is written by software		
		(2) When a falling edge is detected in SCL when $SWE = 1$		
		• SW = 1		
		IIC channel 0 is used by formatless.		
		[Setting conditions]		
		When 1 is written after read in $SW = 0$		

Register name	Bit name	Functions	R/W	Initial value
	IE	The IE bit enables/disables the interrupt request from CPU when the format's automatic switching is performed in IIC channel 0. • IE = 0	R/W	0
		Interrupt when the format is automatically switched is disabled.		
		<ul> <li>IE = 1 Interrupt when the format is automatically switched is enabled.</li> </ul>		
	IF	The IF bit is an interrupt request flag when the format is automatically switched in IIC channel 0.	R/W	0
		• IF = 0		
		Interrupt is not requested when format's automatic switching is carried out.		
		[Clearing condition]		
		When 0 is written after reading the sate of $IF = 1$		
		• IF = 1		
		Interrupt is requested when the format is automatically switched.		
		[Setting condition]		
		When a falling edge is detected in SCL when SWE = 1		
	CLR3 to 0	Bits CLR3 to CLR0 control initialization of the internal state of IIC0 and IIC1.	W* <sup>1</sup>	1
		These bits can only be written to; if read, they will always return to a value of 1.		
		When a write operation is performed on these bits, a clear signal is generated for the internal latch circuit of the corresponding module, and the internal state of the IIC module is initialized.		
		The write data for these bits is not retained. To perform IIC clearance, bits CLR3 to CLR0 must be written to simultaneously using an MOV instruction. Do not use a bit manipulation instruction such as BCLR.		
		When clearing is required again, all the bits must be written to in accordance with the setting.		
		<ul> <li>CLR3 = 0, CLR2 = 0, CLR1 = *, CLR0 = *, setting is prohibited.</li> </ul>		
		• CLR3 = 0, CLR2 = 1, CLR1 = 0, CLR0 = 1,		
		IIC0 internal latch is cleared.		

Register name	Bit name	Functions	R/W	Initial value
		<ul> <li>CLR3 = 0, CLR2 = 1, CLR1 = 1, CLR0 = 0, IIC1 internal latch is cleared.</li> </ul>		
		<ul> <li>CLR3 = 0, CLR2 = 1, CLR1 = 1, CLR0 = 1,</li> <li>IIC0 and IIC1 internal latch is cleared</li> </ul>		
		• CLR3 = 1, CLR2 = *, CLR1 = *, CLR0 = *, setting is invalid.		
		Note *: 0 or 1		
MSTPCR	MSTP4	The MSTP4 bit specifies the module of IIC channel 0.	R/W	1
L		• MSTP4 = 0		
		IIC channel 0 module stop mode is cleared.		
		• MSTP4 = 1		
		IIC channel 0 module stop mode is set.		
	MSTP3	The MSTP3 bit specifies IIC channel 1 module.	R/W	1
		• MSTP3 = 0		
		IIC channel 1 module stop mode is cleared.		
		• MSTP3 = 1		
		IIC channel 1 module stop mode is set.		
Note: *1	Always	read as 1		

Note: \*1 Always read as 1.

# 2.3.5 Relationship between Flags of On-chip I<sup>2</sup>C Bus Interface and Transfer State in H8S Series (H8S/2138 Series)

When an interruption occurs after the IRIC flag in ICCR has been set to 1 with the  $I^2C$  bus format, it is necessary to check other flags to determine the cause of the IRIC flag being set to 1. Although each cause has its corresponding flag, special care must be taken at the end of a data transfer.

When the internal flags TDRE or RDRF are set, the readable IRTR flag can be either set or not set. Between the moment that the slave address (SVA) or general call address is matched and the moment that the restart condition or stop condition is detected in the slave mode of the  $I^2C$  bus format, the IRTR flag, which is a DTC start request flag, is not set at the end of data transfer.

Even if the IRIC or IRTR flags are set, the internal flags TDRE or RDRF cannot be set. In the case of a continuous transfer using the DTC, the IRIC or IRTR flags are not cleared when the specified number of transfers has been completed. On the other hand, the flags TDRE or RDRF are cleared because the specified number of read/write actions of ICDR have been completed.

Table 2.7 shows the relationship between transfer states and flags.

Rev. 2.0, 11/01, page 42 of 358

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	АСКВ	State
1/0	1/0	0	0	0	0	0	0	0	0	0	Idle state (flags must be cleared)
1	1	0	0	0	0	0	0	0	0	0	Setting the start condition
1	1	1	0	0	1	0	0	0	0	0	Start condition is satisfied
1	1/0	1	0	0	0	0	0	0	0	0/1	Master mode wait
1	1/0	1	0	0	1	0	0	0	0	0/1	Master mode transmit/receive end
0	0	1	0	0	0	1/0	1	1/0	1/0	0	Arbitration lost
0	0	1	0	0	0	0	0	1	0	0	Coincident with SAR in slave mode frame
0	0	1	0	0	0	0	0	1	1	0	Coincident with general call address
0	0	1	0	0	0	1	0	0	0	0	Coincident with SARX
0	1/0	1	0	0	0	0	0	0	0	0/1	End of slave mode transmission/recept ion (except for after SARX coincidence)
0	1/0	1	0	0	1	1	0	0	0	0	End of slave mode
0	1	1	0	0	0	1	0	0	0	1	transmission/recept ion (after SARX coincidence)
0	1/0	0	1/0	1/0	0	0	0	0	0	0/1	Stop condition detected

#### Table 2.7 Relationship between Transfer States and Flags

# 2.4 Description of I<sup>2</sup>C Bus Interface Usage

## (1) How to confirm the bus state [H8 Series, H8S Series]

In the  $I^2C$  bus, the master device must confirm whether or not the bus is in the open state (both SCL and SDA lines are constantly high) before starting to transfer data. This confirmation of the bus state can be performed by reading the BBSY bit in the ICSR register in the H8 series or in the ICCR register in the H8S series. When the BBSY bit is 0, which means that the bus is in the open state, the master device can start the data transfer.

#### Rev. 2.0, 11/01, page 43 of 358

# (2) How to issue the start or stop conditions [H8 Series, H8S Series]

The start condition is the change from high to low in SDA when SCL is high. The stop condition is the change from low to high in SDA when SCL is high. The start condition can be generated by simultaneously writing BBSY=1 and SCP=0 into the register (ICSR in H8 series, ICCR in H8S series). Simultaneous writing BBSY=0 and SCP=0 allows the stop condition to be generated. Therefore, use the MOV instruction to issue the start/stop conditions.

Refer to section 2.4 (6), (7) "Continuous issuing of instructions", and (8) "Notes on re-sending the start condition".

# (3) How to transmit data [H8 Series, H8S Series]

## Master operation

Data transmission is started by writing data into the ICDR register. After the completion of the transmission (or after the start condition has been generated), the SCL line must be held low to generate the communication waiting state.

#### Slave operation

The low drive of the SCL line can be released by writing data into the ICDR register to prepare data transmission. Data must be transmitted to the master device by synchronizing the SCL clock that is sent from the master device. After the completion of the transmission, the SCL line must be held low to indicate the waiting state to the master device. After the completion of the last data transmission, release the SCL line by writing H'FF into the ICDR. This lets the master device issue the stop condition.

# (4) How to receive data (H8 Series I<sup>2</sup>C module) [H8 Series]

# Master operation

Reading the ICDR register enables the SCL clock to be output and the data reception can be started. <u>The first data reading is a dummy run. The actual data reception starts after the confirmation of the completion of the dummy data reception.</u> After the completion of the data reception, the SCL line must be held low until the next read operation of ICDR to generate the communication waiting state. The last data must be read by setting TRS to 1 to enter transmit mode after confirming the end of the last data reception.

# Slave operation

In the I<sup>2</sup>C bus system, devices other than the master device start operation from slave reception mode. Since the first byte is a slave address + R/W bit, the SCL is made to be in high-impedance state and the slave address data is loaded in the data register (ICDR). When the eighth bit is loaded, the slave address register (SAR) is compared to the data register (ICDR). When addresses match, an acknowledge is returned to the master device at the ninth clock. At this time, if the IRIC flag is set and an I<sup>2</sup>C bus interrupt is enabled (IEIC = 1), an interrupt occurs. When addresses do not match, the IRIC flag is not set and this I<sup>2</sup>C module enters a wait state in slave mode.

Rev. 2.0, 11/01, page 44 of 358

The eighth bit in the slave address phase means an R/W bit. When this bit is 1, subsequent operations seen from the slave side are in transmit mode. When this bit is 0, subsequent operations are in receive mode. The eighth bit is automatically reflected to the TRS bit. When the TRS bit is 0, slave reception mode is still entered. The SCL is driven to low until the CPU reads ICDR to indicate the waiting state to the master device (When the TRS bit is 1, slave transmission mode is entered. The SCL is driven to low until the CPU sets data in ICDR to indicate the waiting state to the master device).

# (5) How to receive data (H8S Series I<sup>2</sup>C module) [H8S Series]

For the H8S series  $I^2C$  module, a data reception buffer is composed of ICDRR (register which can be read by CPU, ICDR) and ICDRS (shift register). 2-byte-long data can be received after the data reception trigger (dummy reading of ICDR register) has been issued. The load on the CPU is thus reduced in application programs that read multiple data continuously.

# Master operation

Reading the ICDR register enables the SCL clock to be output and the data reception can be started. <u>The first data reading is a dummy run. The actual data reception starts after the confirmation of the completion of the dummy data reception. As the data buffer structure is doubled, the next data reception takes place when the ICDRR (ICDR) register is empty or when the CPU is reading the ICDRR (ICDR) register. When the data is stored in ICDRR (ICDR) and ICDRS, the SCL line is held low until the next read operation of ICDR to generate the communication waiting state. The last data must be received in the way shown below.</u>

(a) For reception of multiple data (3 bytes or more)

- Store 2-byte data before receiving the last data in ICDRR (ICDR) and ICDRS.
- After setting the WAIT bit to 1, continuously read the 2-byte data mentioned above to make the buffer empty.
- Set the TRS bit to 1 (set the transmission mode) after IRIC interruption occurred at the falling edge of the eighth clock in the SCL for the last data reception. Set the ACKB bit to 1. Then clear the IRIC flag to output the ninth clock.
- After an IRIC interruption occurred for the last data reception, read the last data.
- Clear the WAIT bit, then the ACKB bit, and finally the IRIC flag to issue the stop condition.

(b) For reception of a datum (2 bytes or less)

- Set the WAIT bit to 1 before starting the data reception.
- Read the ICDRR (ICDR) register for the dummy run to start the data reception.
- Clear the IRIC flag after IRIC interruption occurred at the falling edge of the eighth clock in the SCL to output the ninth clock of the SCL.
- The data reception completes at the rising edge of the ninth clock.
- Read the ICDRR (ICDR) register to receive the data.

#### Rev. 2.0, 11/01, page 45 of 358

- Set the TRS bit to 1 (set the transmission mode) after IRIC interruption occurred at the falling edge of the eighth clock in the SCL for the second byte data reception. Set the ACKB bit to 1. Then clear the IRIC flag to output the ninth clock.
- After an IRIC interruption occurred for the last data reception, read the last data.
- Clear the WAIT bit, then the ACKB bit, and finally the IRIC flag to issue the stop condition.

For an example for the master reception, refer to section 4 "Example Applications for the H8S series".

# Slave operation:

In this I<sup>2</sup>C module, the data register is a double-buffer configuration (ICDRS and ICDRR/ICDR). Therefore after a slave address which is the first data, the second data can be continuously received. First, a slave address after the start condition by the master device is input to the buffer (ICDRS), and the buffer is compared to the value of the slave address register (SAR or SARX). When addresses match, an acknowledge is returned to the master device at the ninth clock and the address data is loaded in the data register (ICDRR/ICDR). At this time, if the IRIC flag is set and an I<sup>2</sup>C bus interrupt is enabled (IEIC = 1), an interrupt occurs. When addresses do not match, the address data is not loaded in ICDRR/ICDR and a wait state is entered in slave mode.

The eighth bit in the slave address phase means an R/W bit. When this bit is 1, subsequent operations seen from the slave side are in transmit mode. When this bit is 0, subsequent operations are in receive mode. The eighth bit is automatically reflected to the TRS bit.

When the TRS bit is 0, slave reception mode is still entered. ICDRS is now empty, therefore the next data is received continuously by outputting the SCL clock of the master device. When an acknowledge is returned to the master device at the ninth clock and the CPU reads slave address data from ICDR, data is shifted from ICDRS to ICDRR/ICDR. At this time, if the IRIC flag is set to 1 and an I<sup>2</sup>C bus interrupt is enabled (IEIC = 1), an interrupt occurs. Then ICDRS is empty again and the next data is received continuously.

In the operation described above, if the  $I^2C$  bus interrupt processing is delayed since another interrupt processing is executed, and the CPU does not read the previously received data from ICDR (internal RDRF flag = 1), the next data is held by ICDRS at the end of the reception, the SCL is driven low, and the communication enters a waiting state for the master device. Therefore the received data is protected. The receive end interrupt of the first data is erased by the receive end interrupt of the second data. After the CPU reads the first data in ICDRR/ICDR, the second data in ICDRS is immediately shifted to ICDRR/ICDRS. Then IRIC is set again. When the  $I^2C$  bus interrupt is enabled (IEIC = 1), an interrupt occurs. A procedure for interrupts in slave reception is described below.

Example of procedure for interrupts in slave reception (H8S series)

(a) Confirms the contents of the status register (ICSR).

Rev. 2.0, 11/01, page 46 of 358

- Confirms the slave address matching (AAS or AASX = 1).
- Detects the stop condition (STOP = 1).
- Detects the error stop condition (ESTOP = 1).
- Detects the arbitration lost (AL = 1).
- Detects the general call address (b'0000000) (ADZ = 1).
- (b) Clears the IRIC flag.
- (c) Reads ICDR and fetches data.
- (d) Judges the TRS bit in ICCR and confirms the subsequent operation mode (receive/transmit mode) after the slave address is received (When TRS = 1, the subsequent operations are in slave transmission mode. The SCL is driven to low until the CPU sets data in ICDR to indicate the waiting state to the master device).

# (6) Continuous issuing of instructions (H8 Series I<sup>2</sup>C module) [H8 Series]

A program that continuously issues instructions for start condition issuing, data transmission/reception, and stop condition issuing often does not work well. This is because internal competition often occurs among the data transmission instructions and an instruction is ignored, when the generation for the start condition by setting the start condition instruction is delayed due to the instruction timing and the load on the bus line. Some programming notes are shown below.

- (a) Timing for issuing the data transmission instruction after the start condition has been issued:
   after the instruction for setting the start condition has been issued, insert a wait time of one clock for the data transfer rate if any before executing the data transmit instruction.
- (b) To issue the stop condition after the start condition has been issued: confirm that BBSY = 1 and that bus authority has been obtained.
- (c) To change the communication mode after the start condition has been issued: confirm that BBSY = 1 and that bus authority has been obtained.
- (d) To set the start condition after the stop condition has been issued: confirm that BBSY = 0 and that the bus has been released.
- (e) To change the communication mode after the stop condition has been issued: confirm that BBSY = 0 and that the bus has been released.
- (f) To start the next data transmission/reception after the completion of the current data transmission/reception:

For data transmission: confirm the completion of data transfer (IRIC = 1) and clear the IRIC to 0; then write the next data to ICDR.

For data reception: confirm the completion of data transfer (IRIC = 1) and read the ICDR; then clear the IRIC to 0. When TRS = 0, reading the ICDR acts as a trigger for the next data reception. To read the last data, set the TRS to 1 and read the ICDR to receive the reception data.

# Rev. 2.0, 11/01, page 47 of 358

# Renesas

- (g) To set the start condition again after the completion of data transmission/reception (to issue start condition for re-transmission):
   this operation is applied when the master transmission is exchanged with the master reception. Confirm first that the data transmission has been ended (IRIC = 1), then clear the IRIC to 0, and finally execute the instruction for setting the start condition.
- (h) To issue the stop condition after the completion of data transmission/reception:
  For master transmission: confirm the completion of data transmission (IRIC = 1) and clear the IRIC to 0; then issue the stop condition.
  For master reception: confirm the completion of data reception (IRIC = 1) and set the TRS to 1 (master transmission mode); then read the final data. After that, clear the IRIC to 0 and issue the stop condition.

# (7) Continuous issuing of instructions (H8S Series I<sup>2</sup>C module) [H8S Series]

- (a) Timing for issuing data transmission instruction after the start condition has been issued: after the instruction for setting the start condition has been executed, confirm that the start condition has been generated, by checking the IRIC flag; then execute the data transmission instruction.
- (b) To issue the stop condition after the start condition has been issued: after the instruction for setting the start condition has been executed, confirm that the start condition has been generated by checking the IRIC flag. After confirming that BBSY = 1, issue the stop condition.
- (c) To change the communication mode after the start condition has been issued: after the instruction for setting the start condition has been executed, confirm that the start condition has been generated by checking the IRIC flag. After confirming that BBSY = 1 and that the bus right is acquired, change the communication mode.
- (d) To issue the start condition after the stop condition has been issued: confirm that BBSY = 0 and that the bus has been released.
- (e) To change the communication mode after the stop condition has been issued: confirm that BBSY = 0 and that the bus has been released.
- (f) To start the next data transmission/reception after the completion of data transmission/reception:

For data transmission: confirm the completion of data transfer (IRIC = 1) and write the next datum to ICDR. To confirm that the next data transfer is completed, clear the IRIC flag to 0.

For data reception: confirm the completion of data transfer (IRIC = 1) and read the ICDR; then clear the IRIC to 0. As the buffer for data reception has a two-stage structure in the H8S series I<sup>2</sup>C module, 2-byte-long data is continuously received after reading the ICDRR (ICDR). To terminate the data reception, you must change the TRS bit to 1 (transmitting mode) during the last data reception (during the time period between the rising edge of the SCL first clock and the rising edge of the ninth clock). How to set this TRS bit is described in section 2.4 (13).

Rev. 2.0, 11/01, page 48 of 358

- (g) To issue the start condition again after the completion of data transmission/reception (to issue the start condition for re-transmission):
   this operation is applied when the master transmission is exchanged with the master reception. First, confirm that the data transmission has been ended (IRIC = 1), then clear the IRIC to 0, and finally execute the instruction for issuing the start condition.
- (h) To issue the stop condition after the completion of data transmission/reception:
  For master transmission: confirm the completion of data transmission (IRIC = 1) and clear the IRIC to 0; then issue the stop condition.
  For master reception: confirm the completion of data reception (IRIC = 1) and set the TRS to 1 (master transmission mode); then read the final data. After that, clear the IRIC to 0 and issue the stop condition.

## (8) Notes on re-sending the start condition [H8 Series, H8S Series]

When data is going to be transferred after the restart condition has been issued, the transfer instruction for the next byte should be executed by confirming that the SCL rose (point (A) in figure 2.5 after issuing the restart condition.



# Figure 2.5 Execution Timing for Transfer Instruction for the Next Byte in the case of Resending the Start condition

The execution takes place as follows:

In the  $I^2C$  bus, the waiting state of a transfer operation in the case of the bus-occupied state is shown by SCL = low and SDA = high. Therefore, the instruction for issuing

#### Rev. 2.0, 11/01, page 49 of 358

#### Renesas

the restart condition should be executed after confirming that SCL = low. Then confirm that the SCL = high (because the SCL is changed from low to high by the generation of the restart condition) and execute a transfer instruction for the next byte. In the H8S series, when the restart condition is satisfied, an interrupt is generated. Then the transfer instruction for the next byte must be executed.

# (9) Confirmation of the coincidence of slave addresses [H8 Series, H8S Series]

Each bit of a slave address that was transmitted from the master device is compared with the corresponding bit of the SAR (in the H8S series  $I^2C$  module, two slave addresses, SAR and SARX, are available). If the slave address matches the SAR, the AAS bit (in the H8S series  $I^2C$  module: AAS or AASX bit) is set, and you can thus know that this device is the slave device that was specified by the master device in the IRIC interruption at the rising edge of the ninth SCL clock.

# (10) Recognition of general call address [H8 Series, H8S Series]

The master device uses the general call address H'00 to specify all the  $I^2C$  devices as slave devices. The  $I^2C$  module sets the ADZ flag to 1 after recognizing the general call address. This flag is confirmed during the IRIC interruption at the rising edge of the ninth SCL clock.

# (11) Recognition and setting of the acknowledge bit [H8 Series, H8S Series]

A data transmitting device receives the acknowledge bit from the data receiving device at the ninth SCL clock. This value is loaded in the ACKB bit and can be confirmed during the IRIC interruption at the rising edge of the ninth SCL clock. The data receiving device (TRS = "0") outputs the value set in the ACKB bit to the SDA line at the ninth SCL clock. Note that when the TRS bit is set to 1, the value set in the ACKB bit in transmit mode is output. There are two internal ACKB bits according to whether the TRS bit is set to 1 or cleared to 0.

# (12) Setting the transmit/receive mode in slave operation [H8 Series, H8S Series]

The  $R/\overline{W}$  bit is automatically reflected to the TRS bit. If the  $R/\overline{W}$  bit is 1 (read operation from the viewpoint of the master device) after the slave address sent out from the master device, the TRS bit is automatically set to 1 and slave transmit mode is entered.

# (13) Wait operation [H8 Series, H8S Series]

A wait can be inserted between the eighth and ninth SCL clocks by setting the WAIT bit to 1 in master mode. An I<sup>2</sup>C module holds the SCL line low after outputting the eighth clock. The ninth clock is sent out by clearing the IRIC flag to 0. In an I<sup>2</sup>C bus and SMBus, a protocol that does not return an acknowledgment to slave devices upon receiving the last data in master operation is also available. Changing the ACKB bit from 0 to 1 by stopping the SCL clock at the eighth clock using this wait operation makes it easy to control the acknowledge bit.

This wait operation can be applied to the master receiving operation in a byte-wise manner in the

Rev. 2.0, 11/01, page 50 of 358

 $I^2C$  module for the H8S series. <u>The SCL clock can be stopped because the transmit mode becomes</u> valid at the output timing of the SCL ninth clock after the IRIC flag was cleared by setting the transmit mode (TRS = 1) during this wait operation. Refer to (f) in section 2.4 (5) and 2.4 (7).

## (14) How to confirm the number of transferred bits [H8 Series, H8S Series]

The bits BC2 to BC0 in the ICMR register are the bit counter that controls the number of SCL clocks. This counter decrements by 1 with each output of a clock. Reading the counter bits enables you to know how many bits were sent out. Writing back a value to the counter bits, however, needs special care. For example, when the same value as before is written back to the bits BC2 to BC0 immediately after the SCL clock has been output by the I<sup>2</sup>C module, an excess SCL clock is output. This generates a discrepancy among the bits for the slave device.

# (15) Clearing the bits AL, AAS (AASX), and ADZ [H8 Series, H8S Series]

The bits AL (arbitration lost flag), AAS (AASX) (slave address recognition flag), and ADZ (general call address recognition flag) can be cleared by writing 0 to the respective bit after reading it. Reading from or writing to the ICDR automatically clears bits AAS and ADZ. Detecting the start condition automatically clears the AASX bit.

# (16) Bus arbitration [H8 Series, H8S Series]

The I<sup>2</sup>C bus corresponds to multiple masters and has the structure for bus arbitration (refer to figure 1.9 for details). When multiple master devices simultaneously issue a start condition, each device compares the data of the SDA line and the internal SDA data at the rising edge of the SCL line clock. If these data are different from each other, the device stops the driving of the bus. In other words, the device that continues to output the low level to the SDA line until the final time can become the master device.

This I<sup>2</sup>C module sets the AL flag to 1 and turns the bus output off when the bus right is lost (bus arbitration lost). Also this I<sup>2</sup>C module automatically changes the operation mode from master transmission to slave reception, because the master device that got the bus right may specify the H8 as a slave device. When the slave addresses match (AAS or AASX = 1), an interrupt occurs at the rising edge of the ninth clock of the SCL. Therefore the AL flag can be confirmed to be 1. When the slave addresses do not match, an interrupt occurs by detecting the stop condition. Then the AL flag can be confirmed to be 1. Figure 2.6 shows an example of this bus arbitration processing flow.



Figure 2.6 Bus Arbitration Processing

# (17) The controllable ranges of the ICE bit [H8 Series, H8S Series]

The ICE bit controls:

- (a) assignment of I/O addresses (changing the SAR or ICMR registers), and
- (b) changing the pin functions of the SCL and SDA ports to general purpose I/O ports (in H8/3947 series: changing to the Hi-Z state).

Clearing the ICE bit can initialize the internal state of an H8S series  $I^2C$  module. This can be used to return the state to normal when the bus line of the microprocessor is stuck at low as a result of, for example, a communication malfunction.

Rev. 2.0, 11/01, page 52 of 358

# (18) Using the serial communication interface together with the I<sup>2</sup>C bus [H8 Series] (H8/3337 Series and H8/3437 Series)

H8/3337 series and H8/3437 series have two serial communication interfaces (SCI0 and SCI1). SCI0 shares part of the register addresses with the I<sup>2</sup>C bus interface. The SCK1 pin (clock pin) of the SCI1 is also used as the SCL pin<sup>\*1</sup>. When SCI (serial communication interface) is used as two channels and the I<sup>2</sup>C bus is used as one channel, care should be taken about the following points.

- (a) As SCK1 shares pins with the SCL, use the SCI1 in the asynchronous mode (UART).
- (b) When SCI0 and the I<sup>2</sup>C bus are used, set SCI0 to the state in which IICE = 0. The registers SMR and BBR share the addresses with the I<sup>2</sup>C bus interface register. These registers are used for the initial setting, so there is no need to set them again once they have been set unless the communication mode is changed. Then set the IICE to 1 and change to the accessing for I<sup>2</sup>C bus interface register to set the I<sup>2</sup>C bus.
- Note: In the case of the H8/3217 series, two SCIs (one SCI in H8/3212) and two  $I^2C$  bus interface (one  $I^2C$  bus interface in H8/3202) are independently available.

# (19) Using the serial communication interface together with the I<sup>2</sup>C bus [H8S Series] (H8S/2138 Series and H8S/2148 Series)

The H8S/2138 series and H8S/2148 series have three serial communication interfaces (SCI0, SCI1, and SCI2) and two I<sup>2</sup>C bus interfaces (IIC0 and IIC1). (SCI0 and SCI1 share part of the register addresses with the I<sup>2</sup>C bus interface). When SCI (serial communication interface) is used as three channels and I<sup>2</sup>C bus is used as two channels, care should be taken about the following points.

- (a) As SCK (pins SCK0, SCK1, and SCK2) of the SCI shares pins with the I<sup>2</sup>C bus, use the SCI in the asynchronous mode (UART).
- (b) When SCI and the I<sup>2</sup>C bus are used, set SCI0, SCI1, and SCI2 to the state in which IICE = 0. The registers SCMR and BRR are shared with the I<sup>2</sup>C bus interface register. These registers are used for initial setting. Therefore once these registers are set, resetting is not necessary unless the communication mode is changed. Then set IICE to 1 and change to the accessing for the I<sup>2</sup>C bus interface register to set the I<sup>2</sup>C bus.

# 2.5 Synchronization of the I<sup>2</sup>C Bus Communication

The format of the output port of the  $I^2C$  bus is an open-drain. Therefore, the time taken to change from low to high depends on the load on a bus line. In the  $I^2C$  bus specification, the rise time of the SCL line is decided to 1000 ns in normal mode (maximum data transfer rate is 100 kbps) and 300 ns in high-speed mode (maximum data transfer rate is 100 kbps). In the  $I^2C$  bus, data must be fixed during the time period when the SCL line (clock line) is high. The actual data transfer rate is changed (synchronized communication) for the purpose of performing normal data transfer if the bus line load capacity and the value of the pull-up resistance connected between the bus line and power supply are inadequate.

Figure 2.7 shows an example of synchronized communication. This I<sup>2</sup>C module outputs the SCL clock on the SCL line in its master operation according to the internal standard clock that has the prescribed data transfer rate. Monitor the SCL line at the prescribed timing (refer to table 2.8) after the SCL line has risen from low to high to confirm that each bit of the SCL line has become high. If the rising edge of the SCL line is delayed or another device drives the SCL line to the low level, then the voltage level may not reach VIH (threshold voltage for recognizing the high level of I/O). In this case, delay the timing that drives the SCL line to the low level so that normal data communication takes place. After confirming that the SCL line has become high, drive the SCL line to the low level. As a result, the period of high level in the SCL line is prolonged and the data transfer rate becomes lower.

In other words, to get the prescribed data transfer rate, the pull-up resistance or bus line load capacity should be adjusted to adequate values.



Figure 2.7 When the Rising Edge of the SCL Line is Delayed

	Monitoring		tSr Time expression							
IICX bit	timing for rising edge of the SCL Line tSr (tcyc expression)	Modes	Specificatio n of l <sup>2</sup> C bus (max)		8MHz	10MHz	6MHz	20MHz		
0	7.5×tcyc*	Normal mode	1000	$\leftarrow$	937	750	468	375		
		High-speed mode	300	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$		
1	17.5×tcyc*	Normal mode	1000	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	875		
		High-speed mode	300	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$	$\leftarrow$		

# Table 2.8 Monitoring Timing for Rising Edge of the SCL Line (H8S/2138 Series)

Note: \* The tcyc is the system clock period of this microprocessor.

# (For reference only)

# An example of the calculation for the pull-up resistance on the I<sup>2</sup>C bus (H8S/2138 Series)

This is an example of the calculation for the pull-up resistance that connects the  $I^2C$  bus to the power supply.

- load capacity of the SCL line CB = 100 pF
- rise time of the SCL line tSr = 300 ns
- power supply voltage Vcc = 5.0 V
- voltage level for judging the high level of I/O VIH = Vcc x 0.7 = 3.5 V

using the calculation formula, Vcc x (1- exp(-t/(CB x R)) = VIH, gives the value of R as follows:  $\therefore$  R  $\cong$  2.5 k $\Omega$ .

# 2.6 Description of Data Transfer in H8/300 and H8/300L Series [H8 Series]

Data transfer should be done in the following conditions:

- Operation mode: addressing mode (a mode to recognize the slave address: FS = 0)
- Data transmission: MSB first (MLS = 0), no wait (WAIT = 0), and acknowledgement mode (a mode to recognize the acknowledgement: ACK = 0)

## 2.6.1 Master transmission

In the master transmission mode, the master device outputs the transmission clock (SCL line) and transmission data (SDA line), and slave devices return acknowledgments. Figure 2.8 describes the setting procedures and operation of the master transmission mode.



Figure 2.8 Operation Timing of the Master Transmission Mode (for MLS=WAIT=ACK=0)

# Example of setting procedures of master transmission mode

# [1] \*

Software processing: Sets CKDBL.

Objective: Selects the system clock ( $\phi$ ) or clock of  $\frac{1}{2}$  division ratio ( $\phi/2$ ) for the peripheral clock.

# [2] \*

Software processing: Sets the IICE bit to 1.

Objective: Enables access to the I<sup>2</sup>C bus interface registers.

Note: \* This setting is only for the H8/3337, H8/3437, and H8/3217 series. Rev. 2.0, 11/01, page 56 of 358

[3]	
Software processing:	Sets the SAR register. The uppermost 7 bits of the SAR are a slave address and the lowermost 1 bit (FS bit) are 0. This setting should be done in the case of a single master operation.
Objective:	Sets the SAR register, because a slave mode may be set even in master mode when the system is in multi master mode.
[4]	
Software processing:	Sets the ICE bit to 1.
Objective:	The SAR shares the address with the ICMR. An access to the SAR can thus be changed to an access to the ICMR by sharing the address. This change enables data transfer.
[5]	
Software processing:	Sets the ACKB bit.
Objective:	Be sure to set the ACKB bit, because the mode automatically is shifted to slave reception by the bus arbitration even if the device is used in master mode.
[6]	
Software processing:	Clears the bits MLS, WAIT, and ACK to 0. Sets the bits CKS2 to 0, IICX, and IEIC so as to suit the operation mode.
Objective:	Be sure to set the ACKB bit, because the mode automatically is shifted to slave reception by the bus arbitration even if the device is used in master mode.
[7]	
Software processing:	Reads the BBSY bit.
Objective:	Confirms whether the bus has been released or is in use. If it has been released, BBSY equals 0. Then proceed to the next setting step.
[8]	
Software processing:	Sets the bits MSB and TRS to 1, writes 1 to the BBSY bit, and writes 0 to the SCP bit. <u>The MOV instruction</u> must be used to set these bits,
	because they must be simultaneously set.
Objective:	Switches to the master transmission mode and sets the start condition.
Hardware processing:	The SDA changes from high to low, when the SCL is high.
[9]	
Software processing:	Writes data to the ICDR register. The first data is a slave address and the $R/W$ bit (= 0).
Objective:	Starts the data transfer.
Hardware processing:	The master device sequentially sends the transmission clock and the data written in the ICDR with the timing shown in figure 2.8.

# RENESAS

Rev. 2.0, 11/01, page 57 of 358

[10]

Software processing	: Sets the IRIC bit to 1 at the ninth clock when one byte of data has been transmitted. The master device receives an acknowledgment from the slave device, and sets the ACKB bit to 0. Fixes the SCL to low by synchronizing with the internal clock after transferring one frame of data.
Objective:	The state in which the IRIC bit equals 1 means the end of a data transfer or bus arbitration. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit is used to confirm whether the acknowledge from the slave device has been received or not.
[11]	
Software processing	: Clears the IRIC bit.
Objective:	Clears the IRIC bit for the subsequent data transmission.
[12]	
Software processing	: Writes data to the ICDR register.
Objective:	Starts the data transfer.
[13]	
Software processing	: Repeats procedures [10] to [12].
Objective:	Continues to transmit data.
[14]	
Software processing	Writes 0 to the bits BBSY and SCP in the ICSR register. <u>The MOV</u> <u>instruction</u> must be used to set these bits, because they must be simultaneously set.
Objective:	Issues the stop condition to terminate the transmission.
Hardware processing	The SDA changes from low to high, when the SCL is high.

# 2.6.2 Master Reception

In the master reception mode, the master device outputs the reception clock (SCL line) and receives data from slave devices. The master device returns acknowledgments to slave devices. In addressing mode, a slave address is firstly output with master transmission mode. The operation is the same as shown in "2.6.1 Master transmission mode" when the data transmission subsequently takes place. When data is going to be received, the mode should be switched to master reception after the first frame (one byte of data including the slave address) has been transferred. Figure 2.9 describes the setting procedures and operation of the master reception mode.





# Example of setting procedures of master reception mode

[1]

	Hardware processing:	The master device sets the start condition in the master transmission
		mode, and sends out the first byte including the slave address. The IRIC
		bit is set to 1 at the ninth clock. The master device receives an
		acknowledge from the slave device, and sets the ACCB bit to 0.
	Objective:	The state in which $IRIC = 1$ means the matching of the slave address.
[2]		
	Software processing:	Clears the IRIC bit by the software.
	Objective:	Prepares for the subsequent data reception.
[3]		
	Software processing:	Sets the TRS bit to 0.
	Objective:	Switches to the master reception mode.
[4]		
	Software processing:	Reads the ICDR register (dummy reading).
	Objective:	This reading starts the reception of data.
	Hardware processing:	The master device outputs the reception clock by synchronizing with the
		internal clock and receives data.

[5]

	Hardware processing:	Sets the IRIC bit to 1 at the ninth clock, when one-byte data reception has ended. The master device simultaneously makes the SDA low and returns an acknowledgment. After transferring the one-frame data, the SCL is automatically fixed to low by synchronizing with the internal clock.
	Objective:	The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1.
[6]		
	Software processing:	Clears the IRIC bit to 0 by the software
	Objective:	Prepares the subsequent data reception
[7]		
	Software processing:	Reads the ICDR register
	Objective:	The subsequent data reception is started by synchronizing with the internal clock. Set the ACKB bit to 1 before starting data reception, when an acknowledgment is not returned after the reception of the last byte.
[8]		
	Software processing:	Repeats procedures [5] to [7]
	Objective:	Continues to receive data
[9]		
	Software processing:	To stop the data reception, set the TRS bit to 1 and write 0 to bits BBSY and SCP after reading the ICDR register.
	Objective:	Switches the communication mode to the transmission mode so that the data is not received again. Issues the stop condition after releasing the SCL and SDA lines by reading the ICDR register.
	Hardware processing:	The SDA changes from low to high, when the SCL is high.

# 2.6.3 Slave Reception

In the slave reception mode, the master device outputs the transmission clock and transmission data, and slave devices receive the data and return acknowledgments. Figure 2.10 describes the setting procedures and operation of the slave reception mode.




# Example of setting procedures of slave reception mode

Г	1	1	
L	T	1	

[1]		
	Software processing:	Sets CKDBL.
	Objective:	Selects the system clock ( $\phi$ ) or clock of $\frac{1}{2}$ division ratio ( $\phi$ /2) for the peripheral clock.
[2]		
	Software processing:	Sets the IICE bit to 1.
	Objective:	Enables access to the I <sup>2</sup> C bus interface registers.
[3]		
	Software processing:	Sets the SAR register. Writes the slave address to the uppermost 7 bits of the SAR, and 0 to the lowermost 1 bit (FS bit) (in addressing format).
	Objective:	Assigns an address to the slave device because the mode is an addressing mode.
[4]		
	Software processing:	Sets the ICE bit to 1.
	Objective:	The SAR shares the address with the ICMR. An access to the SAR can thus be changed to an access to the ICMR by sharing the address. This change enables data transfer.

[5]

[5]	
Software processing	: Clears the bits MLS, WAIT, and ACK to 0. Sets the bits CKS2 to CKS0, IICX, and IEIC.
Objective:	Sets the MSB first mode with the MLS bit, the no-wait mode with the WAIT bit, and the acknowledgement mode with the ACK bit. Defines the transfer clock frequency by the combination of the bits CKS2 to CKS0, and IICX. The IEIC bit defines the interrupt request of the I <sup>2</sup> C bus interface as being enabled or disabled.
[6]	
Software processing	: Sets the bits MST and TRS to 0.
Objective:	Sets the slave reception mode.
[7]	
Software processing	: Sets the ACKB bit to 0.
Objective:	Sets the ACKB bit to 0 so that the master device will return an acknowledgment after receiving the data.
[8]	
Hardware processing	: After the start condition that was issued by the master device has been detected, the BBSY bit is set to 1.
Objective:	Shows that the bus is in use (The master device outputs the first byte).
[9]	
Hardware processing	The slave device confirms the matching of the slave address by reading the first byte after the start condition, and sets the IRIC bit to 1 at the ninth clock. It simultaneously makes the SDA low and returns an acknowledgment. It fixes the SCL to low from the falling edge of the ninth reception clock to the moment of reading data into the ICDR.
Objective:	The state in which the IRIC bit equals 1 means the matching of the slave address. An interrupt request is issued to the CPU when the IEIC bit has been set to 1.
[10]	
Software processing	: Clears the IRIC bit by software.
Objective:	Prepares for the subsequent data reception.
[11]	
Software processing	: Reads the ICDR register.
Objective:	The slave device releases the SCL line, and the subsequent data reception starts.
[12]	
Software processing	g: Repeats procedures [9] to [11].
Objective:	Continues to receive data.

[13]

Software processing	: The SDA changes from low to high when the SCL is high in response to
	the stop condition issued from the master device, and the BBSY bit is
	automatically cleared to 0 after the stop condition has been detected.
Objective:	Terminates the data reception.

#### 2.6.4 Slave Transmission

In slave transmission mode, a slave device outputs the reception data. The master device outputs the reception clock and returns an acknowledgment to the slave device.

In addressing mode, a slave address is first transferred from the master device to the slave device. At that time, the operation mode of the slave device is thus set to slave reception. The operation is the same as shown in "2.6.3 Slave reception" when the data reception subsequently takes place. When the slave device is going to transmit data to the master device, the mode should be switched to slave transmission mode.

Figure 2.11 describes the setting procedures and operation of slave transmission mode.



Figure 2.11 Operation Timing of Slave Transmission Mode (for MLS=WAIT=ACK=0)

# Example of setting procedures of slave transmission mode

[1]

<ul> <li>Hardware processing: The slave device confirms that the slave address matches by reading the first byte after detecting the start condition, and sets the IRIC bit to 1 at the ninth clock. The slave device simultaneously sets the SDA line to low and returns an acknowledgment. When the R/W bit (the eighth bit of the received data) is 1, the TRS bit is set to 1 and the operation mode automatically switches to slave transmission mode. The slave device fixes the SCL line to low from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: When IRIC bit equals 1, it means the slave address matches.</li> <li>[2] Software processing: Clears the IRIC bit to 0.</li> <li>Objective: Prepares the subsequent data transmission.</li> <li>[3] Software processing: Writes the data in the ICDR register.</li> <li>Objective: Starts the data transmission.</li> <li>[4] Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>[4] Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li></li></ul>	[+]		
<ul> <li>[2] Software processing: Clears the IRIC bit to 0.</li> <li>Objective: Prepares the subsequent data transmission.</li> <li>[3] Software processing: Writes the data in the ICDR register.</li> <li>Objective: Starts the data transmission.</li> <li>Hardware processing: The slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.</li> <li>[4] Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>[5] Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission data to the ICDR register.</li> <li>[6] Software processing: Writes the subsequent transmission data to the ICDR register.</li> </ul>		Hardware processing:	first byte after detecting the start condition, and sets the IRIC bit to 1 at the ninth clock. The slave device simultaneously sets the SDA line to low and returns an acknowledgment. When the $R/\overline{W}$ bit (the eighth bit of the received data) is 1, the TRS bit is set to 1 and the operation mode automatically switches to slave transmission mode. The slave device fixes the SCL line to low from the falling edge of the ninth transmission
Software processing: Clears the IRIC bit to 0.         Objective:       Prepares the subsequent data transmission.         Software processing:       Writes the data in the ICDR register.         Objective:       Starts the data transmission.         Hardware processing:       The slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.         I4       Hardware processing:       After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.         Objective:       The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.         Software processing:       Clears the IRIC bit by software.         Objective:       Prepares the subsequent data transmission.         Software processing:       Writes the subsequent data transmission.         Software processing:       Writes the subsequent transmission data to the ICDR register.         Objective:       Prepares the subsequent transmission data to the ICDR register.         Objec	[2]	Objective:	When IRIC bit equals 1, it means the slave address matches.
Objective:       Prepares the subsequent data transmission.         [3]       Software processing:       Writes the data in the ICDR register.         Objective:       Starts the data transmission.         Hardware processing:       The slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.         [4]       Hardware processing:       After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.         Objective:       The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.         [5]       Software processing: Clears the IRIC bit by software.         Objective:       Prepares the subsequent data transmission.         [6]       Software processing: Writes the subsequent transmission data to the ICDR register.         Objective:       The slave device releases the SCL line by changing it to high and starts		Software processing:	Clears the IRIC bit to 0.
<ul> <li>[3] Software processing: Writes the data in the ICDR register.</li> <li>Objective: Starts the data transmission.</li> <li>Hardware processing The slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.</li> <li>[4] Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>[5] Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission data to the ICDR register.</li> <li>[6] Software processing: Writes the subsequent transmission data to the ICDR register.</li> <li>Objective: The slave device releases the SCL line by changing it to high and starts</li> </ul>			
Software processing:       Writes the data in the ICDR register.         Objective:       Starts the data transmission.         Hardware processing:       The slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.         [4]       Hardware processing:       After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.         Objective:       The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.         [5]       Software processing:       Clears the IRIC bit by software.         Objective:       Prepares the subsequent data transmission.         [6]       Software processing:       Writes the subsequent transmission data to the ICDR register.         Objective:       The slave device releases the SCL line by changing it to high and starts	[3]	0	
Objective:Starts the data transmission.Hardware processingThe slave device releases the SCL line by changing it to high and sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.[4]Hardware processing:After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.Objective:The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.[5]Software processing: Clears the IRIC bit by software. Objective:[6]Software processing: Writes the subsequent transmission data to the ICDR register. Objective:[6]Software processing: Writes the subsequent transmission data to the ICDR register.		Software processing:	Writes the data in the ICDR register.
<ul> <li>sequentially sends the data written in the ICDR according to the clock that is output by the master device with the timing shown in figure 2.8.</li> <li>[4]</li> <li>Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>[5]</li> <li>Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission.</li> <li>[6]</li> <li>Software processing: Writes the subsequent transmission data to the ICDR register.</li> <li>Objective: The slave device releases the SCL line by changing it to high and starts</li> </ul>			-
<ul> <li>Hardware processing: After one byte of data has been transmitted, sets the IRIC bit to 1 at the rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>[5]</li> <li>Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission.</li> <li>[6]</li> <li>Software processing: Writes the subsequent transmission data to the ICDR register.</li> <li>Objective: The slave device releases the SCL line by changing it to high and starts</li> </ul>		Hardware processing	sequentially sends the data written in the ICDR according to the clock
<ul> <li>rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of writing data to the ICDR.</li> <li>Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission.</li> <li>Software processing: Writes the subsequent transmission data to the ICDR register.</li> <li>Objective: The slave device releases the SCL line by changing it to high and starts</li> </ul>	[4]		
<ul> <li>An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has been received from the master device.</li> <li>[5] <ul> <li>Software processing: Clears the IRIC bit by software.</li> <li>Objective: Prepares the subsequent data transmission.</li> </ul> </li> <li>[6] <ul> <li>Software processing: Writes the subsequent transmission data to the ICDR register.</li> <li>Objective: The slave device releases the SCL line by changing it to high and starts</li> </ul> </li> </ul>		Hardware processing:	rising edge of the ninth clock. The slave device receives an acknowledgment from the master device, and sets the ACKB bit to 0. The slave device automatically fixes the SCL line to low during the period from the falling edge of the ninth transmission clock to the start of
Software processing: Clears the IRIC bit by software.         Objective:       Prepares the subsequent data transmission.         [6]         Software processing: Writes the subsequent transmission data to the ICDR register.         Objective:       The slave device releases the SCL line by changing it to high and starts		Objective:	An interrupt request is issued to the CPU when the IEIC bit has been set to 1. The ACKB bit indicates whether or not the acknowledgment has
Objective:       Prepares the subsequent data transmission.         [6]       Software processing: Writes the subsequent transmission data to the ICDR register.         Objective:       The slave device releases the SCL line by changing it to high and starts	[5]		
<ul><li>[6]</li><li>Software processing: Writes the subsequent transmission data to the ICDR register.</li><li>Objective: The slave device releases the SCL line by changing it to high and starts</li></ul>		Software processing:	Clears the IRIC bit by software.
Software processing: Writes the subsequent transmission data to the ICDR register.Objective:The slave device releases the SCL line by changing it to high and starts		Objective:	Prepares the subsequent data transmission.
Objective: The slave device releases the SCL line by changing it to high and starts	[6]		
		Objective:	

[7]

L . 1		
	Software processing:	Repeats procedures [4] to [6].
	Objective:	Continues the data transmission.
[8]		
	Software processing:	Writes H'FF in the ICDR register.
	Objective:	Releases the SCL line so that the master device can issue the stop condition.
	Hardware processing:	The SCL line is released and allowed to go high. The SDA line cha

ardware processing: The SCL line is released and allowed to go high. The SDA line changes from low to high when the SCL line is high by the issuing of the stop condition from the master device, and the BBSY bit is automatically cleared to 0 after the stop condition is detected.

# 2.7 Description of Data Transfer in H8S Series (H8/2138 Series) [H8S Series]

# 2.7.1 Master Transmission

In the master transmission mode using the  $I^2C$  bus format, the master device outputs the transmission clock and transmission data, and slave devices return acknowledgments. The setting procedures and operation of the master transmission mode are described below.



Figure 2.12 Operation Timing of Master Transmission Mode (for MLS=WAIT=0)

#### Example of setting procedures of master transmission mode

[1] Initial setting 1	
Software setting:	Clears the MSTP4 or MSTP3 bit in the MSTPCRL to 0.
Objective:	Cancels the module stop mode of IIC channel 0 or IIC channel 1.
[2] Initial setting 2	
Software setting:	Sets the IICE bit in the STCR to 1.
Objective:	Enables the CPU to access the data register and control register of the $I^2C$ bus interface.
[3] Initial setting 3	
Software setting:	Sets the DDCSWR.
Objective:	<ul> <li>Selects enable/disable for the automatic switching function between format-less and I<sup>2</sup>C bus format in IIC channel 0.</li> <li>Selects format-less or I<sup>2</sup>C bus format in IIC channel 0.</li> <li>Selects enable/disable for interrupt requests to the CPU when automatic switching of the format takes place in IIC channel 0.</li> </ul>

[4] Initial setting 4	
Software setting:	Clears the ICE bit in the ICCR to 0.
Objective:	Enables access to the SAR and SARX.
[5] Initial setting 5	
Software setting:	Sets the SAR and SARX.
Objective:	Sets the SW bit in the DDCSWR, the transfer format, and the slave address.
Note:	Sets the slave address, because slave mode may be set even in master mode when the system is in multi-master mode.
[6] Initial setting 6	
Software setting:	Sets the ICE bit in the ICCR to 1.
Objective:	Enables access to the ICMR and ICDR. Puts the I <sup>2</sup> C module in the transfer-enabled state.
[7] Initial setting 7	
Software setting:	Sets the ACKB bit in the ICSR.
Objective:	Sets the acknowledgment data that is output during data reception.
Note:	Be sure to set the ACKB bit, because the mode automatically shifts to slave reception if bus arbitration is lost even if the device was being used in master mode.
[8] Initial setting 8	
Software setting:	Sets the bits IICX1 or IICX0 in the STCR, and the bits CKS2 to CKS0 in the ICMR.
Objective:	Selects the transfer clock frequency to be used.
[9] Initial setting 9	
Software setting:	Sets the bits MLS and WAIT in the ICMR to 0.
Objective:	Sets the MSB-first mode and the no-wait mode in data transfer.
[10] Initial setting 10	
Software setting:	Sets the ACKE bit in the ICCR.
Objective:	Selects one of the following two actions:
	Transfer data continuously by ignoring the contents of the acknowledgment bit returned from the reception device in the $I^2C$ bus format.
	Perform the error processing by discontinuing the transfer operation when the acknowledgment bit equals 1.
[11] Initial setting 11	
Software setting:	Sets the IEIC bit in the IICR.
Objective:	Selects enable/disable for interrupt request to the CPU from the I <sup>2</sup> C bus interface.

# RENESAS

Rev. 2.0, 11/01, page 67 of 358

[12] Confirmatio	n of the bus sta	ate
------------------	------------------	-----

Software setting:	Reads the BBSY bit.
Objective:	Confirms whether the bus is released or in use.
Hardware behavior:	If the bus is released, the BBSY bit is equal to 0.

[13] Setting the master transmission mode

Software setting:Sets the bits MST and TRS in ICCR to 1.Objective:Sets the operation mode of the I²C bus interface to master transmission

[14] Clearing the IRIC

Software setting:Clears the IRIC bit in the ICCR to 0.Objective:Judges whether the start condition was detected.

[15] Setting the start condition

Software setting:Sets the BBSY bit to 1, and clears the SCP bit to 0 in ICCR.Objective:Sets the start condition.Note:The MOV instruction must be used to set the BBSY bit to 1 and clear<br/>the SCP bit to 0, because these two bits must be simultaneously set.

Hardware behavior: The SDA changes from high to low, when the SCL is high.

[16] Confirmation that start condition has been satisfied

mode.

Software setting: Reads the IRIC bit.

Objective: Confirms that the start condition is detected from the bus line state.

Hardware behavior: If the start condition is detected, the bits IRIC and TDRE are equal to 1.

[17] Setting the slave address + R/W data

Software setting: Writes the slave address + R/W data to the ICDR.

Objective: Starts the data transfer.

Hardware behavior: If the data to be transmitted is written to the ICDR in transmission mode, the TDRE flag is cleared to 0.

[18] Data transfer from the ICDRT to the ICDRS

Hardware behavior: Clears the TDRE flag to 0.

Objective: Transfers data to be transmitted from the ICDRT to the ICDRS.

- [19] Clearing the IRIC
  - Software setting: Clears the IRIC bit in the ICCR to 0.

Objective: Judges the termination of the data transmission.

[20] Termination of one-byte data transmission

[20]	remination of one of	syte data transmission	
	Hardware behavior:	Sets the IRIC bit in the ICCR to 1 at the rising edge of the ninth transmission clock.	
	Objective:	The state in which the IRIC bit equals 1 means the end of data transmission or that bus arbitration has been lost. An interrupt request is issued to the CPU when the IEIC bit in the ICCR has been set to 1.	
[21]	Confirmation of the	acknowledgment	
	Software setting:	Reads the ACKB bit in the ICSR.	
	Objective:	Confirms the acknowledgment from the slave device.	
	Hardware behavior:	Loads the acknowledgment, returned from the slave device, to the ACKB bit.	
[22]	Setting the transmit of	data	
	Software setting:	Writes the transmit data to the ICDR.	
	Objective:	Starts data transmission.	
	Hardware behavior:	If the transmit data is written to the ICDR in transmission mode, the TDRE flag is cleared to 0.	
[23]	Data transfer from th	e ICDRT to the ICDRS	
	Hardware behavior:	Clears the TDRE flag to 0.	
	Objective:	Transfers transmit data from the ICDRT to the ICDRS.	
[24]	Clearing the IRIC		
	Software setting:	Clears the IRIC bit in the ICCR to 0.	
	Objective:	Judges the termination of the data transfer.	
[25]	Termination of one-byte data transfer		
	Hardware behavior:	Sets the IRIC bit in the ICCR to 1 at the rising edge of the ninth transmission clock.	
	Objective:	The state in which the IRIC bit equals 1 means the end of data transmission or that bus arbitration has been lost. An interrupt request is issued to the CPU when the IEIC bit in the ICCR has been set to 1.	
[26]	Confirmation of the	acknowledgment	
	Software setting:	Reads the ACKB bit in the ICSR.	
	Objective:	Confirms the acknowledgment from the slave device.	
	Hardware behavior:	Loads the acknowledgment, returned from the slave device, to the ACKB bit.	
[27]	Continuation of the o	lata transmission	
	Software setting:	Repeats procedures [22] to [26].	
	Objective:	Continues to transmit data.	

[28] Issuing the stop condition

Software setting:	Clears the bits BBSY and SCP to 0 in ICCR.
Objective:	Issues the stop condition.
Note:	The MOV instruction must be used to clear the bits BBSY and SCP to
	0, because these two bits must be simultaneously set.
Hardware behavior:	If the stop condition is detected from the bus line state, the TDRE flag is cleared to 0. If the bus is released, the BBSY bit is cleared to 0.

#### 2.7.2 Master Reception

In master reception mode using the  $I^2C$  bus format, the master device outputs the reception clock, receives data, and returns an acknowledgment. The slave device transmits data. The setting procedures and operation of the master reception mode are described below.



Figure 2.13 Operation Timing of Master Reception Mode (for MLS=WAIT=ACKB=0)

# Example of setting procedures of master transmission mode

[1] Initial setting 1	
Software setting:	Clears the MSTP4 or MSTP3 bit in the MSTPCRL to 0.
Objective:	Cancels the module stop mode of IIC channel 0 or IIC channel 1.
[2] Initial setting 2	
Software setting:	Sets the IICE bit in the STCR to 1.
Objective:	Enables the CPU to access the data register and control register of the $I^2C$ bus interface.
[3] Initial setting 3	
Software setting:	Sets the DDCSWR.
Objective:	Selects enable/disable for the automatic switching function between format-less and $I^2C$ bus format in IIC channel 0.
	Selects format-less or $I^2C$ bus format in IIC channel 0.
	Selects enable/disable for interrupt request to the CPU when automatic switching of the format takes place in IIC channel 0.
[4] Initial setting 4	switching of the format takes place in the channel o.
Software setting:	Clears the ICE bit in the ICCR to 0.
Objective:	Enables access to the SAR and SARX.
•	Enables access to the SAR and SARA.
[5] Initial setting 5	
Software setting:	Sets the SAR and SARX.
Objective:	Sets the SW bit in the DDCSWR, the transfer format, and the slave address.
Note:	Sets the slave address, because slave mode may be set even in master mode when the system is in multi-master mode.
[6] Initial setting 6	
Software setting:	Sets the ICE bit in the ICCR to 1.
Objective:	Enables access to the ICMR and ICDR.
	Puts the I <sup>2</sup> C module in the transfer-enabled state.
[7] Initial setting 7	
Software setting:	Sets the ACKB bit in the ICSR.
Objective:	Sets the acknowledgment data that is output during data reception.
Note:	Be sure to set the ACKB bit, because the mode automatically shifts to slave reception if bus arbitration is lost even if the device was being used in master mode.

[8] I	nitial setting 8	
S	-	Sets the bits IICX1 or IICX0 in the STCR, and the bits CKS2 to 0 in the ICMR.
C	Objective:	Selects the transfer clock frequency to be used.
[9] I	nitial setting 9	
S	oftware setting:	Sets the bits MLS and WAIT in the ICMR to 0.
C	Objective:	Sets the MSB-first mode and the no-wait mode in data transfer.
[10]	Initial setting 10	
	Software setting:	Sets the ACKE bit in the ICCR.
	Objective:	Selects one of the following two actions:
		Transfer data continuously by ignoring the contents of the $x^2$
		acknowledgment bit returned from the reception device in the $I^2C$ bus format.
		Perform the error processing by discontinuing the transfer operation
		when the acknowledgment bit equals 1.
[11]	Initial setting 11	
	Software setting:	Sets the IEIC bit in the IICR.
	Objective:	Selects enable/disable for interrupt request to the CPU from the $I^2C$ bus interface.
[12]	[12] Confirmation of the bus state	
	Software setting:	Reads the BBSY bit.
	Objective:	Confirms whether the bus is released or in use.
	Hardware behavior:	If the bus is released, the BBSY bit is equal to 0.
[13]	[13] Setting the master transmission mode	
	Software setting:	Sets the bits MST and TRS in ICCR to 1.
	Objective:	Sets the operation mode of the $I^2C$ bus interface to master transmission mode.
[14]	Clearing the IRIC	
	Software setting:	Clears the IRIC bit in the ICCR to 0.
	Objective:	Judges the detection for the start condition.
[15]	Setting the start con	dition
	Software setting:	Sets the BBSY bit to 1, and clears the SCP bit to 0 in ICCR.
	Objective:	Sets the start condition.
	Note:	The MOV instruction must be used to set the BBSY bit to 1 and clear
		the SCP bit to 0, because these two bits must be simultaneously set.
	Hardware behavior:	The SDA changes from high to low, when the SCL is high.

[16]	Confirmation that the	e start condition has been satisfied	
	Software setting:	Reads the IRIC bit.	
	Objective:	Confirms that the start condition is detected from the bus line state.	
	Hardware behavior:	If the start condition is detected, the bits IRIC and TDRE are equal to 1.	
[17]	Setting the slave address $+ R/W$ data		
	Software setting:	Writes the slave address $+ R/W$ data to the ICDR.	
	Objective:	Starts the data transfer.	
	Hardware behavior:	If the transmit data is written to the ICDR in transmission mode, the TDRE flag is cleared to 0.	
[18]	Data transfer from th	e ICDRT to the ICDRS	
	Hardware behavior:	Clears the TDRE flag to 0.	
	Objective:	Transfers transmit data from the ICDRT to the ICDRS.	
[19]	Clearing the IRIC		
	Software setting:	Clears the IRIC bit in the ICCR to 0.	
	Objective:	Judges the termination of the data transmission.	
[20]	Termination of one-byte data transmission		
	Hardware behavior:	Sets the IRIC bit in the ICCR to 1 at the rising edge of the ninth transmission clock.	
	Objective:	The state in which the IRIC bit equals 1 means the end of data transmission or that bus arbitration has been lost. An interrupt request is issued to the CPU when the IEIC bit in the ICCR has been set to 1.	
[21] Confirmation of the		acknowledgment	
	Software setting:	Reads the ACKB bit in the ICSR.	
	Objective:	Confirms the acknowledgment from the slave device.	
	Hardware behavior:	Loads the acknowledgment, returned from the slave device, to the ACKB bit.	
[22]	Setting the master reception mode		
	Software setting:	Clears the TRS bit in the ICCR to 0.	
	Objective:	Switches from master transmission mode to master reception mode	
[23]	ACKB=0		
	Software setting:	Clears the ACKB bit in the ICSR to 0.	
	Objective:	Outputs 0 at the acknowledgment output timing.	
[24]	Dummy reading		
	Software setting:	Reads the ICDR.	
	Objective:	Starts the data reception.	

# Rev. 2.0, 11/01, page 73 of 358

[25] Clearing the IRIC

Software setting:	Clears the IRIC bit in the ICCR to 0.
Objective:	Judges the termination of the data reception.

[26] Termination of one-byte data reception

Hardware behavior: Sets the IRIC bit in the ICCR and the RDRF flag to 1 at the rising edge of the ninth reception clock.

Objective: The state in which the IRIC bit equals 1 means the end of data transfer. An interrupt request is issued and sent to the CPU when the IEIC bit has been set to 1. Data reception will continue after setting the internal RDRF flag to 1, when the flag has been cleared to 0.

[27] Reading the received data

Software setting:	Reads the ICDR.
Objective:	Starts data reception.
Hardware behavior:	Clears the RDRF flag to 0.
Note:	Sets the ACKB bit to 1 before reading the ICDR when an
	acknowledgment is not returned after reception of the last byte.

[28] Clearing the IRIC

Software setting: Clears the IRIC bit in the ICCR to 0.

Objective: Judges the termination of the data reception.

[29] Continuation of data reception

Software setting: Repeats procedures [26] to [28].

Objective: Continues to receive data.

[30] Termination of reception

Software setting: Sets the TRS bit in the ICCR to 1.

Objective: To terminate the data reception, sets the TRS bit in the ICCR to 1 before the rise up of the reception clock for the subsequent frame.

Hardware behavior: Sets the TDRE flag to 1.

# [31] Reading the last data

Software setting:Reads the ICDR.Objective:Reads the last byte of the reception data.

# [32] Issuing the stop condition

Software setting: Clears the bits BBSY and SCP to 0 in ICCR.

Objective: Issues the stop condition.

Note: <u>The MOV instruction</u> must be used to clear the bits BBSY and SCP to 0, because these two bits must be simultaneously set.

Hardware behavior: If the stop condition is detected from the bus line state, the TDRE flag is cleared to 0. If the bus is released, the BBSY bit is cleared to 0.

#### 2.7.3 Slave Reception

In slave reception mode using the  $I^2C$  bus format, the master device outputs the transmission clock and transmission data, and slave devices return acknowledgments.

The setting procedures and operation of the slave reception mode are described below.





#### Example of setting procedures of the slave reception mode

[1] Initial setting 1	
Software setting:	Clears the MSTP4 or MSTP3 bit in the MSTPCRL to 0.
Objective:	Cancels the module stop mode of IIC channel 0 or IIC channel 1.
[2] Initial setting 2	
Software setting:	Sets the IICE bit in the STCR to 1.
Objective:	Enables the CPU to access the data register and control register of the $I^2C$ bus interface.

#### Rev. 2.0, 11/01, page 75 of 358

[3] Initial setting 3	
Software setting:	Sets the DDCSWR.
Objective:	Selects enable/disable for the automatic switching function between format-less and I <sup>2</sup> C bus format in IIC channel 0. Selects format-less or I <sup>2</sup> C bus format in IIC channel 0. Selects enable/disable for interrupt request to the CPU when automatic switching of the format takes place in IIC channel 0.
[4] Initial setting 4	
Software setting:	Clears the ICE bit in the ICCR to 0.
Objective:	Enables access to the SAR and SARX.
[5] Initial setting 5	
Software setting:	Sets the SAR and SARX.
Objective:	Sets the SW bit in the DDCSWR, the transfer format, and the slave address.
[6] Initial setting 6	
Software setting:	Sets the ICE bit in the ICCR to 1.
Objective:	Enables access to the ICMR and ICDR. Puts the I <sup>2</sup> C module in the transfer-enabled state.
[7] Initial setting 7	
Software setting:	Sets the ACKB bit in the ICSR.
Objective:	Sets the acknowledgment data that is output during data reception.
Note:	Be sure to set the ACKB bit, because the mode automatically shifts to slave reception if bus arbitration is lost even if the device was being used in master mode.
[8] Initial setting 8	
Software setting:	Sets the bits IICX1 or IICX0 in the STCR, and the bits CKS2 to 0 in the ICMR.
Objective:	Selects the transfer clock frequency to be used.
[9] Initial setting 9	
Software setting:	Sets the bits MLS and WAIT in the ICMR to 0.
Objective:	Sets the MSB-first mode and the no-wait mode in data transfer.
[10] Initial setting 10	
Software setting:	Sets the ACKE bit in the ICCR.
Objective:	Selects one of the following two actions:
	Transfer data continuously by ignoring the contents of the
	acknowledgment bit returned from the reception device in the $I^2C$ bus format.
	Perform the error processing by discontinuing the transfer operation when the acknowledgment bit equals 1.

Rev. 2.0, 11/01, page 76 of 358

[11]	Initial setting 11	
	Software setting:	Sets the IEIC bit in the IICR.
	Objective:	Selects enable/disable for interrupt request to the CPU from the I <sup>'</sup> C bus interface.
[12]	Initial setting 12	
	Software setting:	Sets the bits MST and TRS to 0.
	Objective:	Sets the slave reception mode.
[13]	Detecting the start co	ondition
	Hardware behavior:	Sets the BBSY bit in the ICCR to 1.
	Objective:	Detects the start condition issued by the master device.
[14]	Reception of the slav	ve address
	Hardware behavior:	Clears the TRS bit in the ICCR to 0.
	Objective:	Acts as the slave device that is specified by the master device when the slave address has been matched at the first frame after the starting condition. When the eighth data (R/W) is equal to 0, the TRS bit in the ICCR remains 0 (unchanged), and slave reception operation takes place.
[15]	Matching the slave a	ddress
	Hardware behavior:	The slave device sets the SDA to low and returns an acknowledgment at the ninth clock of the reception frame. The slave device simultaneously sets the IRIC bit in the ICCR and the RDRF flag to 1.
	Objective:	The state in which the IRIC bit equals 1 means the matching of the slave address. An interrupt request is issued to the CPU when the IEIC
		bit in the ICCR has been set to 1.
[16]	Dummy reading	
[16]	Dummy reading Software setting:	
[16]		bit in the ICCR has been set to 1.
	Software setting:	bit in the ICCR has been set to 1. Reads the ICDR (dummy reading).
	Software setting: Objective:	bit in the ICCR has been set to 1. Reads the ICDR (dummy reading).
	Software setting: Objective: Clearing the IRIC	bit in the ICCR has been set to 1. Reads the ICDR (dummy reading). Starts the data reception.
[17]	Software setting: Objective: Clearing the IRIC Software setting:	bit in the ICCR has been set to 1. Reads the ICDR (dummy reading). Starts the data reception. Clears the IRIC bit in the ICCR to 0. Judges the termination of the data reception.
[17]	Software setting: Objective: Clearing the IRIC Software setting: Objective: Termination of data	bit in the ICCR has been set to 1. Reads the ICDR (dummy reading). Starts the data reception. Clears the IRIC bit in the ICCR to 0. Judges the termination of the data reception.

# Rev. 2.0, 11/01, page 77 of 358

[19] Reading the received data

Software setting:	Reads the ICDR.
Objective:	Reads the received data.
Hardware behavior:	Clears the RDRF flag to 0 by reading the received data in the ICDR
	(ICDRR).

[20] Clearing the IRIC

Software setting:	Clears the IRIC bit in the ICCR to 0.
Objective:	Judges the termination of the data reception

[21] Continuation of the data reception

Software setting: Repeats procedures [18] to [20].

Objective: Continues to receive data.

- [22] Termination of reception
  - Hardware behavior: The SDA changes from low to high when the SCL is high. Clears the BBSY bit in the ICCR to 0.
  - Objective: Detects the stop condition issued by the master device.

#### 2.7.4 Slave Transmission

In slave transmission mode using the  $I^2C$  bus format, a slave device outputs the transmission data. The master device outputs the reception clock and returns acknowledgment. The setting procedures and operation of the slave transmission mode are described below.





#### Example of setting procedures of the slave transmission mode

[1] Initial setting 1	
Software setting:	Clears the MSTP4 or MSTP3 bit in the MSTPCRL to 0.
Objective:	Cancels the module stop mode of IIC channel 0 or IIC channel 1.
[2] Initial setting 2	
Software setting:	Sets the IICE bit in the STCR to 1.
Objective:	Enables the CPU to access the data register and control register of the $I^2C$ bus interface.
[3] Initial setting 3	
Software setting:	Sets the DDCSWR.
Objective:	Selects enable/disable for the automatic switching function between format-less and $I^2C$ bus format in IIC channel 0.
	Selects format-less or I <sup>2</sup> C bus format in IIC channel 0.
	Selects enable/disable for interrupt request to the CPU when the automatic switching of the format takes place in IIC channel 0.

#### Rev. 2.0, 11/01, page 79 of 358

[4] Initial setting 4	
Software setting:	Clears the ICE bit in the ICCR to 0.
Objective:	Enables access to the SAR and SARX.
[5] Initial setting 5	
Software setting:	Sets the SAR and SARX.
Objective:	Sets the SW bit in the DDCSWR, the transfer format, and the slave address.
[6] Initial setting 6	
Software setting:	Sets the ICE bit in the ICCR to 1.
Objective:	Enables access to the ICMR and ICDR. Puts the I <sup>2</sup> C module in the transfer-enabled state.
[7] Initial setting 7	
Software setting:	Sets the ACKB bit in the ICSR.
Objective:	Sets the acknowledgment data that is output during data reception.
Note:	Be sure to set the ACKB bit, because the mode automatically shifts to slave reception if bus arbitration is lost even if the device was being used in master mode.
[8] Initial setting 8	
Software setting:	Sets the bits IICX1 or IICX0 in the STCR, and the bits CKS2 to 0 in the ICMR.
Objective:	Selects the transfer clock frequency to be used.
[9] Initial setting 9	
Software setting:	Sets the bits MLS and WAIT in the ICMR to 0.
Objective:	Sets the MSB-first mode and the no-wait mode in data transfer.
[10] Initial setting 10	
Software setting:	Sets the ACKE bit in the ICCR.
Objective:	<ul> <li>Selects one of the following two actions:</li> <li>Transfer data continuously by ignoring the contents of the acknowledgment bit returned from the reception device in the I<sup>2</sup>C bus format.</li> <li>Perform the error processing by discontinuing the transfer operation when the acknowledgment bit equals 1.</li> </ul>
[11] Initial setting 11	
Software setting:	Sets the IEIC bit in the IICR.
Objective:	Selects enable/disable for interrupt request to the CPU from the $I^2C$ bus interface.

[12]	Initial setting 12		
	Software setting:	Sets the bits MST and TRS to 0.	
	Objective:	Sets the slave reception mode.	
[13]	Detecting the start co	ondition	
	Hardware behavior:	Sets the BBSY bit in the ICCR to 1.	
	Objective:	Detects the start condition issued by the master device.	
[14]	Reception of the slave address		
	Hardware behavior:	Clears the TRS bit in the ICCR to 0, and sets the TDRE flag to 1.	
	Objective:	Acts as the slave device that is specified by the master device when the slave address has been matched at the first frame after the starting condition. When the eighth data (R/W) equals 1, sets the TRS bit in the ICCR to 1, and automatically changes to slave transmission mode.	
[15]	Matching the slave a	lddress	
	Hardware behavior:	The slave device sets the SDA to low and returns an acknowledgment at the ninth clock of the reception frame. The slave device simultaneously sets the IRIC bit in the ICCR to 1. The slave device fixes the SCL to low during the period from the falling edge of the transmission clock to the start of writing data to the ICDR.	

- Objective: The state in which the IRIC bit equals 1 means the matching of the slave address. An interrupt request is issued and sent to the CPU when the IEIC bit in the ICCR has been set to 1.
- [16] Clearing the IRIC

Software setting: Clears the IRIC bit in the ICCR to 0.

Objective: Judges the data transfer from the ICDRT to the ICDRS.

[17] Writing the first byte of the transmission data

Writes the first byte of the transmission data to the ICDR. Software setting:

**Objective:** Starts the data transmission.

Hardware behavior: Clears the TDRE flag to 0.

[18] Data transfer from the ICDRT to the ICDRS

Hardware behavior: Sets the TDRE flag, the IRIC bit in the ICCR, and the IRTR in the ICSR to 1.

Objective: Transfers the data written in the ICDRT to the ICDRS.

- [19] Clearing the IRIC
  - Software setting: Clears the IRIC bit in the ICCR to 0.

Objective: Judges the termination of the data transmission.

[20] Writing the transmission data

Software setting:	Writes the transmission data to the ICDR.
Objective:	Starts the data transmission.
Hardware behavior:	Clears the TDRE flag to 0.

[21] Termination of transmission

Hardware behavior:	After one-frame data transmission ended, sets the IRIC bit in the ICCR
	to 1 at the rising edge of the ninth transmission clock. The slave device
	receives an acknowledgment from the master device, and stores it in
	the ACKB bit. The slave device automatically fixes the SCL to low
	during the period from the falling edge of the ninth transmission clock
	to the start of writing data to the ICDR.

Objective: The state in which the IRIC bit equals 1 means the end of a data transfer. An interrupt request is issued and sent to the CPU when the IEIC bit in the ICCR has been set to 1. The acknowledgment from the master device can be confirmed by reading the ACKB bit.

#### [22] Clearing the IRIC

Software setting: Clears the IRIC bit in the ICCR to 0.

Objective: Judges the termination of the data transmission.

[23] Writing the transmission data

Software setting: Writes the transmission data to the ICDR.

Objective: The slave device releases the SCL and allows it to go high, and starts the data transmission.

[24] Continuation of the data transmission

Software setting: Repeats procedures [21] to [23].

Objective: Continues to transmit data.

[25] Termination of transmission

Software setting: Clears the TRS bit in the ICCR to 0, and reads the ICDR (dummy reading).

Objective: Sets the slave reception mode by clearing the TRS bit to 0. Releases the SCL line by the dummy reading of the ICDR.

[26] Detecting the stop condition

Hardware behavior: The SDA changes from low to high when the SCL is high. Clears the BBSY bit in the ICCR to 0.

Objective: Detects the stop condition issued by the master device.

# Section 3 Examples of Application to the H8/300 and H8/300L Series

# 3.1 System Specifications

The system specifications are described below. Figure 3.1 illustrates the system configuration.

- The system has a multi-master configuration comprising two masters and one slave. The H8/3434F, which has an on-chip flash memory, is used as a device.
- The 8-segment LED displays on its screen: 'CPU1' when switch-1 (SW1: master-1 side) is pressed and 'CPU2' when switch-2 (SW2: master-2 side) is pressed.
  - (1) Master-1 sends H'01 to the slave when switch-1 is pressed, and the master-2 sends H'02 when the switch-2 is pressed.
  - (2) The slave distinguishes the received data and displays on the screen of the 8-segment LED: 'CPU1' when the data is H'01 and 'CPU2' when the data is H'02.
- The transfer rate of the I<sup>2</sup>C bus is 200 kbps.



Figure 3.1 System for Evaluating the Multi-Master configuration

• In the on-chip I<sup>2</sup>C bus interface of the H8/300 and H8/300L series, the adjustment procedures shown in figure 3.2 are performed as well as the communication adjustment procedures described in "1.4 Procedure for Communication Adjustment". Each master device monitors the bus line at the falling edge of the SCL line, and switches off its output gates if the monitored level does not coincide with its own level.



Figure 3.2 How to detect the bus arbitration

- When master-1 and master-2 start data transmission simultaneously (multi-master operation)
  - (1) When a collision is detected, master-1 obtains the bus authority, because the period when the SDA line (data line) is low is longer for master-1 (transmitted data is H'01) than for master-2 (transmitted data is H'02). Refer to figure 3.3.



Figure 3.3 Why master-1 obtains the bus authority

(2) Master-2 loses the bus arbitration and automatically transits to slave reception mode. To use master-2 in master transmission mode again, the system must perform a reset. The data that was not transmitted must be written to the ICDR again. This system, therefore, calls the data transmission routine again regardless of the switch input, after confirming the bus arbitration loss of master-2.

# 3.2 Circuit for Multi-Master Evaluation System

Figure 3.4 illustrates the circuit diagram for evaluating a multi-master system that has the multi-master configuration.



Figure 3.4 Circuit diagram of the system for performing a simple evaluation of the I<sup>2</sup>C bus

# **3.3** Design of Software

# 3.3.1 Description of Modules

This section presents an example of the software of the system that has the multi-master configuration. The divided program modules and their functions are listed in table 3.1.

# Table 3.1Description of modules

Module name	Label name	Functions
Master main program	Main	(1) Initial setting (stack pointer, I <sup>2</sup> C bus interface, and 8- bit timer)
		(2) Enables interruption
		(3) Watches the switch and calls the master subroutine
Key scanning program (interruption program)	Compare	Reads the bit of I/O port 6 every 8 ms using the compare-match interruption for the 8-bit timer.
Data transmitting program	Master	Watches the bus and transmits the data
Slave main program	_Main	(1) Initial setting (stack pointer, I <sup>2</sup> C bus interface, and 8- bit timer)
		(2) Enables interruption
		(3) Calls the slave subroutine
Program to display data on the 8-segment LED	_Display	Displays data on the 8-segment LED.
Data receiving program (interruption program)	_Receive	Receives data to make a decision.

#### 3.3.2 Master

# (1) Description of internal registers used by the master

# Table 3.2 Description of internal registers used by the master

Registers	Functions	Names of modules using the registers	
STCR	Selects the input clock for the 8-bit timer.	Data transmitting	
ICCR	Enables the I <sup>2</sup> C bus interface.	program	
	Sets for interruptions.		
	Selects the communication mode.		
	Selects the acknowledgment mode.		
	Selects the frequency of the input clock.		

Registers	Functions	Names of modules using the registers
ICSR	Issues starting/stopping conditions.	
	Recognizes and controls the acknowledgment.	
ICDR	Stores the transmission/reception data.	
ICMR	Selects MSB-first or LSB-first.	
SAR	Stores the slave address and selects the format.	
TCR	Selects the clock input.	Main program
	Selects the condition for clearing the counter.	
	Enables compare-match interruption A.	
TCSR	Clears the flag for the compare-match.	
TCORA	Sets the time for the compare-match.	
P6DR	Switches input port.	
P6DDR	Sets the port mode.	

# (2) Description of the general-purpose registers used by the master

Registers	Functions	Names of module using the registers
R1L,R2L	Working registers	Main program
R3L	Stores the transmission data temporarily.	Data transmitting program
R5L	Counts the bytes of transmitted data.	Data transmitting program
CCR	Checks the interruption flags.	Main program

# Table 3.3 Description of the general-purpose registers used by the master

# (3) Description of the RAM used by the master

#### Table 3.4Description of the RAM used by the master

Registers	Functions	Data length	Names of modules using the registers
Switch	Counts the jitter.	1 byte	Key scanning program (interruption program)

# (4) Description of the ROM used by the master

Label names	Functions	Data length	Names of modules using the registers
Table	Stores the transmission data.	2 bytes	Data transmitting program

# Table 3.5 Description of the ROM used by the master

# 3.3.3 Slave

# (1) Description of internal registers used by the slave

# Table 3.6 Description of internal registers used by the slave

Registers	Functions	Names of module using the registers
STCR	Selects the input clock for the 8-bit timer.	Main program
ICCR	Enables the I <sup>2</sup> C bus interface.	_
	Sets for interruptions.	
	Selects the communication mode.	
	Selects the acknowledgment mode.	
	Selects the frequency of the input clock.	
ICSR	Watches the data transmission/reception and checks whether or not an interruption occurred.	Data receiving program (interruption
ICDR	Stores the transmission/reception data.	program)
ICMR	Selects MSB-first or LSB-first.	_
SAR	Stores the slave address and selects the format.	_
TCR	Selects the clock input.	Main program
	Selects the clearing condition for the counter (clears the counter by compare-match interruption A).	
TCSR	Checks the state of the flag for the compare-match.	_
TCORA	Sets the time for compare-match A.	_
TCORB	Sets the time for compare-match B.	_
P1DDR	Sets the mode for port 1.	_
P1DR	Digit data of the 8-segment LED	Program for displaying data on the 8-segment LED
P2DDR	Sets the mode for port 2.	Main program
P2DR	Segment data of the 8-segment LED	Program for displaying data on the 8-segment LED

# (2) Description of the general-purpose registers used by the slave

Registers	Functions	Names of module using the registers
R1L	Working register	Main program
R1L	Working register	Program for displaying
R6	Temporary area for exchanging the data	data on the 8-segment
R1L	Working register	Data receiving
R4	Sets the data table.	program (interruption program)
CCR	Checks the interruption flags.	Main program

# Table 3.7 Description of the general-purpose registers used by the slave

# (3) Description of the RAM used by the slave

# Table 3.8Description of the RAM used by the slave

Label names	Functions	Data length	Names of module using the registers
_TABLE	Stores the starting address of the data table.	1 word	Data receiving program (interruption program)
_Count	Manages the display time for the LED.	1 byte	Program for displaying data on the 8-segment LED
_Count2	Manages the display time for the LED.	1 byte	-
_D_DATA	Initial value of the digit data	1 byte	_
_First	Stores the first byte of the reception data.	1 byte	Data receiving program (interruption program)
_Second	Stores the second byte of the reception data.	1 byte	-

# (4) Description of the ROM used by the slave

# Table 3.9 Description of the ROM used by the slave

Label names	Functions	Data length	Names of module using the registers
_Table1	Stores the data for 8-segment.	1 byte	Data receiving program (interruption program)
_Table2	Stores the data for 8-segment.	1 byte	
_Table3	Stores the data for 8-segment.	1 byte	
_Table4	Stores the data for 8-segment.	1 byte	

# 3.4 Flowcharts

#### 3.4.1 Master Program

#### (1) Main Program



Initial setting Set the interruption vector Reserve the variable region Set the stack pointer Initialize the I<sup>2</sup>C bus interface Initialize the 8-bit timer Initialize the 8-bit timer Initialize the I/O ports Enable the interruptions

# (2) Key scanning program (interruption program)



#### (3) Data transmitting program





# 3.4.2 Slave Program

# (1) Main Program



Initial setting
Set the interruption vector
Reserve the variable region
Set the stack pointer
Initialize the I <sup>2</sup> C bus interface
Initialize the 8-bit timer
Initialize the I/O ports
Enable the interruptions
Set the data table (_Table) for the 8-segment LED to 000

#### (2) Program for displaying data on the 8-segment LED


#### (3) Data receiving program



RENESAS

Rev. 2.0, 11/01, page 97 of 358

## 3.5 **Program Listings**

#### 3.5.1 Master Program

.cpu 300

.output dbg

; Master program of the evaluation system for the I<sup>2</sup>C bus ; Key scanning ; Data transmission ; Vector addresses .section VECT, CODE, LOCATE=H'0000 Res .DATA.W Main н'0006 .ORG NMI .DATA.W Main IRQ0 .DATA.W Main .DATA.W IRQ1 Main Main IRQ2 .DATA.W .DATA.W IRQ3 Main IRQ4 .DATA.W Main .DATA.W IRQ5 Main IRQ6 .DATA.W Main .DATA.W IRQ7 Main .DATA.W ICIA Main ICIB .DATA.W Main ICIC .DATA.W Main .DATA.W ICID Main OCIA .DATA.W Main OCIB .DATA.W Main

Main

.DATA.W

FOVI

CMIOA	.DATA.W	Compare			
CMIOB	.DATA.W	Main			
OVIO	.DATA.W	Main			
CMI1A	.DATA.W	Main			
CMI1B	.DATA.W	Main			
OVI1	.DATA.W	Main			
MREI	.DATA.W	Main			
MWEI	.DATA.W	Main			
ERI	.DATA.W	Main			
RXI	.DATA.W	Main			
TXI	.DATA.W	Main			
RDI	.DATA.W	Main			
;					
; * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	*****		
;	Definitions o	f the various interfa	ces		
; * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *	*****		
;					
; Definit	ion of the $I^2$ C	bus registers			
;					
_STCR	.EQU	H'FFC3	; Serial timer control register		
_ICCR	.EQU	H'FFD8	; $I^2C$ bus control register		
_ICSR	.EQU	H'FFD9	; $I^2C$ bus state register		
_ICDR	.EQU	H'FFDE	; I <sup>2</sup> C bus data register		
_ICMR	.EQU	H'FFDF	; $I^2C$ bus mode register		
_SAR	.EQU	H'FFDF	; Slave-address register		
;					
; Definition of the I/O registers					
;					
_KMPCR	.EQU	H'FFF2	; Port 6 input pull-up MOS control		
			; register		
_P6DDR	.EQU	H'FFB9	; Data-direction register		
_P6DR	.EQU	H'FFBB	; Data register (connects the switch)		
;					
; Definition of the 8-bit timer register					
;					

_TCR	EOU	H'FFC8	
	.EQU		
		H'FFCA	
	.EQU		· Thursd
			; Unused
_TCN1	.EQU	H FFCC	
		riables in RAM variab	
,		, DATA , LOCATE=H ' FB80	
_Switch	.RES	1	; Variable to designate the switch's state
			****
;	Start of the	main program	
;******	* * * * * * * * * * * * * *	*****	*****
	.section prog	gram,data,locate=H'100	00
Main	MOV.W	#H'FEFE,SP	; Set the stack pointer.
;			
; Initia	lization of th	e $I^2C$ bus registers	
;			
	MOV.B	#H'10,R1L	
	MOV.B	R1L,@_STCR	; IICE = 1
	MOV.B	#H'B4,R1L	
	MOV.B	R1L,@_ICCR	; ICE = 1,MST = 1,TRS = 1
			; Set the transfer clock to 200 bps.
;			
; Initia	lization of th	e I/O registers	
;			
	MOV.B	#H'00,R1L	
	MOV.B	R1L,@_P6DDR	
	MOV.B	#H'00,R1L	
	MOV.B	R1L,@_KMPCR	

;------; Initialization of the 8-bit timer register ;-----MOV.B #H'4B,R1L MOV.B R1L,@\_TCR #H'7D,R1L MOV.B MOV.B R1L,@\_TCORAe ; Initialization of the switch counter ;------MOV.B #H'00,R1L MOV.B R1L,@\_Switch ; Initialize the switch counter to 0. MOV.B #H'00,R1L ; Reset the internal 8-bit counter to 0. MOV.B R1L,@\_TCNT ; Start counting. #H'7F,CCR ANDC ; Clear the interrupt flag. ·-----; Judgement of the switch's state, ON or OFF ;-----MOV.B #H'03,R2L MOV.B @\_Switch,R1L SwOn CMP.B R2L,R1L BLT SwOn MOV.B #H'00,R1L MOV.B R1L,@\_Switch ; Clear the switch counter. ;-----; Data transmission ;-----#H'0B,R1L MOV.B MOV.B R1L,@\_TCR ; Disable the CMPA interrupt.

Rev. 2.0, 11/01, page 101 of 358

#### RENESAS

; Jump to the data-transmission program.

JSR

@Master

	MOV.B	#H'4B,R1L	
	MOV.B	R1L,@_TCR	; Enable the CMFA interrupt.
	BRA	SwOn	
;			
; Key-sc	anning routine	(interrupt routine)	
;			
Compare	.EQU	\$	
	PUSH	R1	
	BCLR	#6,@_TCSR	; Clear the CMFA bit.
	BTST	#0,@_P6DR	; Check the switch flag.
	BNE	Off	; Clear the switch counter.
	MOV.B	@_Switch,R1L	; When the switch is off
	INC	R1L	; Increment the switch counter.
	MOV.B	R1L,@_Switch	
	BRA	Clear	
Off	MOV.B	#H'00,R1L	; When the switch is off
	MOV.B	R1L,@_Switch	; Clear the switch counter.
Clear	POP	Rl	
	RTE		; Return from the key-scanning routine.
	.include	"master.asm"	; Combine the files.
;			
;	Set the init:	al value to the ROM	
;			
_Table	.DATA.B	H'EE	; The slave address (=H'77) and the $\ensuremath{\mathbb{R}}\xspace/\ensuremath{\mathbb{W}}\xspace$ bit
			; (=H'0)> B'11101110
	.DATA.B	н'01	; The data to distinguish this master (master
			; 2 is H'02)

Rev. 2.0, 11/01, page 102 of 358

.END

;******	; * * * * * * * * * * * * * * * * * * *						
; Data-t	; Data-transmission program for the master						
;	The firs	st byte is the slave's add	lress.				
;	The seco	ond byte is the data that	distinguishes this master.				
; * * * * * * *	******	****	*********				
Master	BTST	#7,@_ICSR	; Is the I <sup>2</sup> C bus free?				
	BNE	Master					
	BSET	#5,@_ICCR	; Set the master-transmission mode.				
	BSET	#4,@_ICCR	;(MST = 0,TRS = 0)				
	MOV.B	#H'90,R1L	; Issue the start condition for				
			; transmission.				
	MOV.B	R1L,@_ICSR	; ICSR : 1001 0000				
	MOV.B	#H'00,R5L					
Transmit	MOV.B	@(_Table,R5),R3L	; Write the first byte (the slave address)				
			; and the second byte (the data that				
			; distinguishes the master).				
	MOV.B	R3L,@_ICDR					
	INC	R5L					
ChkIRIC1	BTST	#6,@_ICSR					
	BEQ	ChkIRIC1	; IRIC = 1? (transmission completed?)				
	BCLR	#6,@_ICSR	; Clear the IRIC bit for the subsequent				
			; transmission.				
	BTST	#3,@_ICSR	; AL = 0?				
	BNE	Master					
	BTST	#0,@_ICSR	; ACKB = 0?				
	BEQ	Transmit					

MOV.B #H'10,R1L	;	Issue	the	stop	condition	for	transmission
MOV.B R1L,@_ICS	;	ICSR	000	01 000	00		

RTS

; Return subroutine

#### **Slave Program** 3.5.2

.cpu 300

.output dbg

; Slave program of the evaluation system for the I<sup>2</sup>C bus

; (1) LED display

; (2) Data reception

; Definition of the on-chip registers

_STCR	.EQU	H'FFC3	; Serial timer control register
_ICCR	.EQU	H'FFD8	; $I^2C$ bus control register
_ICSR	.EQU	H'FFD9	; $I^2C$ bus state register
_ICDR	.EQU	H'FFDE	; I <sup>2</sup> C bus data register
_ICMR	.EQU	H'FFDF	; I <sup>2</sup> C mode register
_SAR	.EQU	H'FFDF	; Slave-address register
_TCR	.EQU	H'FFC8	; Timer control register
_TCSR	.EQU	H'FFC9	; Timer control/state register
_TCORA	.EQU	H'FFCA	; Time constant register
_TCORB	.EQU	H'FFCB	; Time constant register
_P1DDR	.EQU	H'FFBO	; Port 1 data-direction register
_P2DDR	.EQU	H'FFB1	; Port 2 data-direction register
_P1DR	.EQU	H'FFB2	; Port 1 data register
_P2DR	.EQU	H'FFB3	; Port 2 data register

.section VECT, CODE, LOCATE=H'0000

; Vector Address

Res	.DATA.W	_Main
	.ORG	Н'0006
NMI	.DATA.W	_Main
IRQ0	.DATA.W	_Main
IRQ1	.DATA.W	_Main
IRQ2	.DATA.W	_Main

IRQ3.DATA.W_MainIRQ4.DATA.W_MainIRQ5.DATA.W_MainIRQ6.DATA.W_MainIRQ7.DATA.W_MainIC1A.DATA.W_MainIC1A.DATA.W_MainIC1B.DATA.W_MainIC1C.DATA.W_MainIC1D.DATA.W_MainIC1D.DATA.W_MainCC1A.DATA.W_MainCC1B.DATA.W_MainCMI0A.DATA.W_MainCMI0B.DATA.W_MainCMI0B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainIRI0.DATA.W_MainIRI1.DATA.W_MainIRI1.DATA.W_MainIRI1.DATA.W_MainIRI1.DATA.W_MainRXI1.DATA.W_MainRXI1.DATA.W_MainADI.DATA.W_MainRXI1.DATA.W_MainRXI1.DATA.W_MainMAIN_MainIRI1.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainRXI1.DATA.W_MainADI		.DATA.W	Main
IRQ5.DATA.W_MainIRQ6.DATA.W.MainIRQ7.DATA.W.MainIC1A.DATA.W.MainIC1B.DATA.W.MainIC1C.DATA.W.MainIC1D.DATA.W.MainIC1D.DATA.W.MainCC1A.DATA.W.MainCC1B.DATA.W.MainCC1A.DATA.W.MainCC1B.DATA.W.MainCC1B.DATA.W.MainCMI0A.DATA.W.MainCM10A.DATA.W.MainCM10B.DATA.W.MainCM11A.DATA.W.MainCM11B.DATA.W.MainCM11B.DATA.W.MainCM11B.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIBF1.DATA.W.MainIRI0.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainIRI1.DATA.W.MainMOVF.DATA.W.Main <tr< td=""><td></td><td></td><td></td></tr<>			
IRQ6.DATA.W_MainIRQ7.DATA.W.MainICIA.DATA.W.MainICIB.DATA.W.MainICIC.DATA.W.MainICID.DATA.W.MainOCIA.DATA.W.MainOCIA.DATA.W.MainOCIB.DATA.W.MainCMIOA.DATA.W.MainCMIOA.DATA.W.MainCMIOB.DATA.W.MainCMIOB.DATA.W.MainCMIOB.DATA.W.MainCMIDB.DATA.W.MainCMI1A.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCMI1A.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIST0.DATA.W.MainRX10.DATA.W.MainRX10.DATA.W.MainRX11.DATA.W.MainRX11.DATA.W.MainRX11.DATA.W.MainTI11.DATA.W.MainADI.DATA.W.MainMOVF.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainMOVF.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainI	IRQ4	.DATA.W	_Main
IRQ7.DATA.W_MainICIA.DATA.W_MainICIB.DATA.W_MainICIC.DATA.W_MainICID.DATA.W_MainICID.DATA.W_MainCCIA.DATA.W_MainCCIB.DATA.W_MainCMI0A.DATA.W_MainCMI0B.DATA.W_MainCMI0B.DATA.W_MainCMI0B.DATA.W_MainCMI1B.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainCMI1.DATA.W_MainCMI0.DATA.W_MainCMI0.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_MainCMI1.DATA.W_Main<	IRQ5	.DATA.W	_Main
ICIA.DATA.W.MainICIB.DATA.W.MainICIC.DATA.W.MainICID.DATA.W.MainOCIA.DATA.W.MainOCIB.DATA.W.MainOCIB.DATA.W.MainFOVI.DATA.W.MainCMI0A.DATA.W.MainCMI0B.DATA.W.MainCMI0B.DATA.W.MainCMI1A.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIBF2.DATA.W.MainRX10.DATA.W.MainTX10.DATA.W.MainRX10.DATA.W.MainTX11.DATA.W.MainRX11.DATA.W.MainTX11.DATA.W.MainRX11.DATA.W.MainRX11.DATA.W.MainRX11.DATA.W.MainADI.DATA.W.MainICI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainILCI.DATA.W.Receive.SECTION.RM.,DATA.LOCATE=H'FB80	IRQ6	.DATA.W	_Main
ICIB.DATA.W_MainICIC.DATA.W_MainICID.DATA.W_MainOCIA.DATA.W_MainOCIB.DATA.W_MainFOVI.DATA.W_MainCMI0A.DATA.W_MainCMI0B.DATA.W_MainCMI0B.DATA.W_MainOVIO.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainIBF2.DATA.W_MainRXI0.DATA.W_MainRXI0.DATA.W_MainTXI0.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTII1.DATA.W_MainICI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_Main.SECTION.REceive	IRQ7	.DATA.W	_Main
ICIC.DATA.W.MainICID.DATA.W.MainOCIA.DATA.W.MainOCIB.DATA.W.MainCMIO.DATA.W.MainCMIOA.DATA.W.MainCMIOA.DATA.W.MainCMIOB.DATA.W.MainCMIOB.DATA.W.MainCMI1A.DATA.W.MainCMI1A.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIBF2.DATA.W.MainRXI0.DATA.W.MainRXI0.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainRXI1.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainICI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainICI.DATA.W.Receive.SECTION.RAM.,DATA,LOCATE=H'FB80	ICIA	.DATA.W	_Main
ICID.DATA.W.MainOCIA.DATA.W.MainOCIB.DATA.W.MainFOVI.DATA.W.MainCMIOA.DATA.W.MainCMIOB.DATA.W.MainCMIOB.DATA.W.MainCMI1A.DATA.W.MainCMI1A.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCM11B.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIBF2.DATA.W.MainRXI0.DATA.W.MainTXI0.DATA.W.MainTXI0.DATA.W.MainTXI1.DATA.W.MainRXI1.DATA.W.MainTXI1.DATA.W.MainTXI1.DATA.W.MainADI.DATA.W.MainTII1.DATA.W.MainIICI.DATA.W.MainADI.DATA.W.MainADI.DATA.W.MainIICI.DATA.W.Main.SECTION.RAM., DATA., LOCATE=H'FB80	ICIB	.DATA.W	_Main
OCIA.DATA.W.MainOCIB.DATA.W.MainFOVI.DATA.W.MainCMIOA.DATA.W.MainCMIOB.DATA.W.MainOVIO.DATA.W.MainCMI1A.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCMI1B.DATA.W.MainCWI1.DATA.W.MainIBF1.DATA.W.MainIBF2.DATA.W.MainIBF2.DATA.W.MainRXI0.DATA.W.MainTXI0.DATA.W.MainTXI1.DATA.W.MainTXI1.DATA.W.MainRXI1.DATA.W.MainTII.DATA.W.MainRXI1.DATA.W.MainTII.DATA.W.MainRXI1.DATA.W.MainTII.DATA.W.MainIIII.DATA.W.MainTIII.DATA.W.MainIIII.DATA.W.MainIIII.DATA.W.MainADI.DATA.W.MainIIII.DATA.W.MainMOVF.DATA.W.Main.SECTION.RAM.DATA.LOCATE=H'FB80	ICIC	.DATA.W	_Main
OCIB.DATA.W_MainFOVI.DATA.W_MainCMIOA.DATA.W_MainCMIOB.DATA.W_MainCMI1A.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainCWI1.DATA.W_MainCWI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainRXI0.DATA.W_MainTXI0.DATA.W_MainTXI0.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTXI1.DATA.W_MainTXI1.DATA.W_MainTXI1.DATA.W_MainTXI1.DATA.W_MainTII1.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainMOVF.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM,DATA,LOCATE=H'FB80	ICID	.DATA.W	_Main
FOVI.DATA.W_MainCMIOA.DATA.W_MainCMIOB.DATA.W_MainOVIO.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainCMI1B.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainIBF2.DATA.W_MainRXI0.DATA.W_MainTXI0.DATA.W_MainTXI0.DATA.W_MainTXI1.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTI1.DATA.W_MainRXI1.DATA.W_MainTI1.DATA.W_MainTI1.DATA.W_MainTI1.DATA.W_MainIICI.DATA.W_MainMOVF.DATA.W_MainMOVF.DATA.W_MainIICI.DATA.W_MainWOVF.DATA.W_MainMain_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MainMAIN_MAINMAIN_MAINMAIN_MAINMAIN	OCIA	.DATA.W	_Main
CMIOA.DATA.W_MainCMIOB.DATA.W_MainOVIO.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainOVI1.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainRXI0.DATA.W_MainRXI0.DATA.W_MainTXI0.DATA.W_MainTXI0.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTXI1.DATA.W_MainTXI1.DATA.W_MainTII1.DATA.W_MainTII1.DATA.W_MainTII1.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM.,DATA.LOCATE=H'FB80	OCIB	.DATA.W	_Main
CMIOB.DATA.W_MainOVIO.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainRXI0.DATA.W_MainTXI0.DATA.W_MainTXI0.DATA.W_MainTXI0.DATA.W_MainTXI1.DATA.W_MainRXI1.DATA.W_MainTII.DATA.W_MainRXI1.DATA.W_MainTII.DATA.W_MainTII.DATA.W_MainTII.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainMOVF.DATA.W_MainMOVF.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM,DATA,LOCATE=H'FB80	FOVI	.DATA.W	_Main
OVI0.DATA.W_MainCMI1A.DATA.W_MainCMI1B.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainRX10.DATA.W_MainTX10.DATA.W_MainRX11.DATA.W_MainRX11.DATA.W_MainRX11.DATA.W_MainTII1.DATA.W_MainRX11.DATA.W_MainTII1.DATA.W_MainTII1.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainKAIA.MAINMAIN.MAINADI.DATA.W_MainADI.DATA.W_MainADI.DATA.W_MainMOVF.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM,DATA,LOCATE=H'FB80	CMIOA	.DATA.W	_Main
CMI1A.DATA.W_MainCMI1B.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainERI0.DATA.W_MainTX10.DATA.W_MainTX10.DATA.W_MainERI1.DATA.W_MainTEI0.DATA.W_MainERI1.DATA.W_MainTX10.DATA.W_MainERI1.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainTU1.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_MainKAN, DATA.W_Main	CMIOB	.DATA.W	_Main
CMI1B.DATA.W_MainOVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainERI0.DATA.W_MainRX10.DATA.W_MainTX10.DATA.W_MainTEI0.DATA.W_MainRX11.DATA.W_MainRX11.DATA.W_MainRX11.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainTU1.DATA.W_MainTU1.DATA.W_MainIICI.DATA.W_MainMOVF.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_Main	OVIO	.DATA.W	_Main
OVI1.DATA.W_MainIBF1.DATA.W_MainIBF2.DATA.W_MainER10.DATA.W_MainTX10.DATA.W_MainTX10.DATA.W_MainTEI0.DATA.W_MainER11.DATA.W_MainER11.DATA.W_MainTX10.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainTU1.DATA.W_MainTU1.DATA.W_MainIU1.DATA.W_MainADI.DATA.W_MainIUC1.DATA.W_MainIUC1.DATA.W_MainReceive.SECTIONRAM,DATA,LOCATE=H'FB80	CMI1A	.DATA.W	_Main
IBF1.DATA.W_MainIBF2.DATA.W_MainERI0.DATA.W_MainRX10.DATA.W_MainTX10.DATA.W_MainTE10.DATA.W_MainRX11.DATA.W_MainRX11.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainTU11.DATA.W_MainTU11.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_Main	CMI1B	.DATA.W	_Main
IBF2.DATA.W_MainER10.DATA.W_MainRX10.DATA.W_MainTX10.DATA.W_MainTE10.DATA.W_MainER11.DATA.W_MainRX11.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainTX11.DATA.W_MainICI1.DATA.W_MainIICI.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM, DATA, LOCATE=H'FB80	OVI1	.DATA.W	_Main
ERIO .DATA.W _Main RXIO .DATA.W _Main TXIO .DATA.W _Main TEIO .DATA.W _Main ERII .DATA.W _Main RXII .DATA.W _Main TXII .DATA.W _Main TEII .DATA.W _Main ADI .DATA.W _Main MOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	IBF1	.DATA.W	_Main
RXI0 .DATA.W _Main TXI0 .DATA.W _Main TEI0 .DATA.W _Main ERI1 .DATA.W _Main RXI1 .DATA.W _Main TXI1 .DATA.W _Main TEI1 .DATA.W _Main ADI .DATA.W _Main MOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	IBF2	.DATA.W	_Main
TX10.DATA.W_MainTE10.DATA.W_MainER11.DATA.W_MainRX11.DATA.W_MainTX11.DATA.W_MainTE11.DATA.W_MainADI.DATA.W_MainIICI.DATA.W_MainIICI.DATA.W_Main.SECTIONRAM, DATA, LOCATE=H'FB80	ERI0	.DATA.W	_Main
TEIO .DATA.W _Main ERII .DATA.W _Main RXII .DATA.W _Main TXII .DATA.W _Main TEII .DATA.W _Main ADI .DATA.W _Main WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	RXI0	.DATA.W	_Main
ERII .DATA.W _Main RXII .DATA.W _Main TXII .DATA.W _Main TEII .DATA.W _Main ADI .DATA.W _Main WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	TXI0	.DATA.W	_Main
RXII .DATA.W _Main TXII .DATA.W _Main TEII .DATA.W _Main ADI .DATA.W _Main WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	TEIO	.DATA.W	_Main
TX11.DATA.W_MainTE11.DATA.W_MainADI.DATA.W_MainWOVF.DATA.W_MainIICI.DATA.W_Receive.SECTIONRAM, DATA, LOCATE=H'FB80	ERI1	.DATA.W	_Main
TEII .DATA.W _Main ADI .DATA.W _Main WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	RXI1	.DATA.W	_Main
ADI .DATA.W _Main WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	TXI1	.DATA.W	_Main
WOVF .DATA.W _Main IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	TEI1	.DATA.W	_Main
IICI .DATA.W _Receive .SECTION RAM,DATA,LOCATE=H'FB80	ADI	.DATA.W	_Main
.SECTION RAM, DATA, LOCATE=H'FB80	WOVF	.DATA.W	_Main
	IICI	.DATA.W	_Receive
;		.SECTION	RAM,DATA,LOCATE=H'FB80

\_TABLE .RES.W 1 ; H'FB80<- The place to store the received

### Rev. 2.0, 11/01, page 106 of 358

			; data
_Count	.RES.B	1	; H'FB82<- The time period for illuminating
			; the LED
_Count2	.RES.B	1	; H'FB83<- The time period for illuminating
			; the LED
_D_DATA	.RES.B	1	; H'FB84<- Keep the digit data here.
_First	.RES.B	1	; H'FB85<- Data for transmission 1
_Second	.RES.B	1	; H'FB86<- Data for transmission 2
	.SECTION	PROGRAM, CODE, LOCATE	=H'1000
;*****	****	* * * * * * * * * * * * * * * * * * * *	****
; Start	of the main p	rogram	
;*****	****	* * * * * * * * * * * * * * * * * * * *	****
_Main	MOV.W	#H'FEFE,SP	; Set the stack pointer.
			; Settings for the program to use in
;			
; Settin	gs for the pro	ogram to use in displa	aying data on the LED
;			
	MOV.B	#H'OA,R1L	; Set the condition for clearing the counter.
	MOV.B	R1L,@_TCR	
	MOV.B	#H'F0,R1L	; Compare-match B
	MOV.B	R1L,@_TCORB	
	MOV.B	#H'FF,R1L	; Compare-match A
	MOV.B	R1L,@_TCORA	
	MOV.B	#H'FF,R1L	
	MOV.B	R1L,@_P1DDR	; All pins are outputs.
	MOV.B	R1L,@_P2DDR	; All pins are outputs.
;			
; Initia	lization of th	he $I^2C$ bus interface r	registers
;			
	MOV.B	#H'11,R1L	; IICE = 1
	MOV.B	R1L,@_STCR	; 0001 0001

	NOT D		
	MOV.B	#H'EE,R1L	
			; Set the slave address.
			; ICE = 1,IEIC = 1, Transfer clock : 400 MHz
	MOV.B	R1L,@_ICCR	; B'1100 0100
;			
; Cancel	lation of the	interruption mask	
;			
AND	С #н'	7F,CCR	
;			
; Swappi	ng the data ta	ables	
;			
	MOV.W	#_Table4,R0	
	MOV.W	R0,@_TABLE	
LOOP	JSR	@_Display	; Jump to the routine for displaying data on
			; the LED.
	BRA	LOOP	
;******	*****	* * * * * * * * * * * * * * * * * * * *	***********
		laying data on the LEI	
;******	*****	* * * * * * * * * * * * * * * * * * * *	***********
_Display	MOV.W	@_TABLE,R6	; Exchanging the data tables.
	MOV.B	R1L,@_Count2	; $Count 2 = 0$
MORE 2	MOV.B	#H'00,R1L	
	MOV.B	R1L,@_Count	; Count = 0
MORE1	MOV.W	@_TABLE,R6	; Set the starting address of the data table.
	MOV.B	#H'08,R1L	
	MOV.B	R1L,@_D_DATA	; Set the digit data, H'01.
NEXT1	MOV.B	@_D_DATA,R1L	
	NOT R1L		
	MOV.B	R1L,@_P1DR	; Output the digit data.
	MOV.B	@R6,R1L	
	MOV.B	R1L,@_P2DR	; Output the segment data.

### Rev. 2.0, 11/01, page 108 of 358

CMFB1	BTST	#7,@_TCSR	; CMFB = 1?
	BEQ	CMFB1	
	BCLR	#7,@_TCSR	
	MOV.B	#H'FF,R1L	
	MOV.B	R1L,@_P1DR	; Output the digit data, H'FF.
CMFA1		#6,@_TCSR	; CMFA = 1?
	BEQ		
		#6,@_TCSR	
	MOV.B	@_D_DATA,R1L	; Shift the digit data.
		R1L	-
	MOV.B	R1L,@_D_DATA	
	ADDS	#1,R6	; Prepare the next data for the LED.
	CMP.B	#H'00,R1L	
	BNE	NEXT1	
	MOV.B	@_Count,R1L	
	INC	R1L	
	MOV.B	R1L,@_Count	
	MOV.B	@_Count,R1L	
	CMP.B	#H'FF,R1L	
	BNE	MORE1	
	MOV.B	@_Count2,R1L	
	INC	R1L	
	MOV.B	R1L,@_Count2	
	MOV.B	@_Count2,R1L	
	CMP.B	#H'02,R1L	
	BNE	MORE 2	
	RTS		

; *************************************							
; The in	; The interrupt handler for the $\mathrm{I}^{2}\mathrm{C}$ bus interface						
;	Data receptio	on and judgement					
;	Exchanging th	ne data tables					
;******	************	*******	******************				
_Receive	PUSH R1						
	PUSH	R4	; Store the contents of the registers.				
	BCLR	#6,@_ICSR	; Clear the IRIC.				
	MOV.B	@_ICDR,R1L	; Read the data (a dummy read).				
	MOV.B	R1L,@_First	; Store the data in memory.				
	BSET	#0,@_ICSR	; ACKB = 1				
LOOP1	BTST	#6,@_ICSR	; Has reception of the second byte (the data				
			; to distinguish the master) finished?				
	BEQ	LOOP1	;				
	BCLR	#6,@_ICSR	; Clear the IRIC.				
	MOV.B	@_ICDR,R1L					
	MOV.B	R1L,@_Second	; Store the received data in memory.				
	BCLR	#0,@_ICSR	; ACKB = 0				
			; Set the conditions for the subsequent				
			; reception of data.				
	MOV.B	#H'00,R1L					
	MOV.B	R1L,@_ICMR	; Set the condition that specifies 9 bits per				
			; 1 frame.				
;							
; Judgement							
;							
	MOV.B	@_Second,R1L	; Read the data that distinguishes the master.				
_Judge	CMP.B	#H'01,R1L	; Judgement of the reception data				
	BEQ	EXIT1					

### Rev. 2.0, 11/01, page 110 of 358

	CMP.B	#H'02,R1L	
	BEQ	EXIT2	
EXIT3	MOV.W	#_Table3,R4	
	MOV.W	R4,@_TABLE	
	BRA	Clear	
EXIT1	MOV.W	#_Table1,R4	
	MOV.W	R4,@_TABLE	
	BRA	Clear	
EXIT2	MOV.W	#_Table2,R4	
	MOV.W	R4,@_TABLE	
	BRA	Clear	
Clear	POP	R1	
	POP	R2	
	POP	R4	; Recover the contents of the registers.
	RTE		
,			
; The da	ta table for t	the 8-segment LED	
; The da ;	ta table for f	the 8-segment LED	
; The da ;	.DATA.B	the 8-segment LED	;H'004B LED DATA of "C"
; The da ;	.DATA.B	the 8-segment LED H'9C H'CE	;H'004B LED DATA of "C" ;H'004C LED DATA of "P"
; The da ;	.DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C	;H'004B LED DATA of "C" ;H'004C LED DATA of "P" ;H'004D LED DATA of "U"
; The da ; _Tablel	.DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C H'60	<pre>;H'004B LED DATA of "C" ;H'004C LED DATA of "P" ;H'004D LED DATA of "U" ;H'004E LED DATA of "1"</pre>
; The da ; _Tablel	DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C H'60 H'9C	<pre>;H'004B LED DATA of "C" ;H'004C LED DATA of "P" ;H'004D LED DATA of "U" ;H'004E LED DATA of "1" ;H'004F LED DATA of "C"</pre>
; The da ; _Tablel	.DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE	<pre>;H'004B LED DATA of "C" ;H'004C LED DATA of "P" ;H'004D LED DATA of "U" ;H'004E LED DATA of "1" ;H'004F LED DATA of "C" ;H'0050 LED DATA of "P"</pre>
; The da ; _Tablel	DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	H'9C H'CE H'7C H'60 H'9C H'CE H'7C	<pre>;H'004B LED DATA of "C" ;H'004C LED DATA of "P" ;H'004D LED DATA of "U" ;H'004E LED DATA of "1" ;H'004F LED DATA of "C" ;H'0050 LED DATA of "P" ;H'0051 LED DATA of "U"</pre>
, The da ; _Table1 _Table2	Lta table for the second secon	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA	iH'004B       LED       DATA of       "C"         iH'004C       LED       DATA of       "P"         iH'004D       LED       DATA of       "U"         iH'004E       LED       DATA of       "1"         iH'004F       LED       DATA of       "C"         iH'0050       LED       DATA of       "C"         iH'0050       LED       DATA of       "U"         iH'0051       LED       DATA of       "U"         iH'0052       LED       DATA of       "U"
, The da ; _Table1 _Table2	LA TADLE for C DATA.B DATA.B DATA.B DATA.B DATA.B DATA.B DATA.B DATA.B DATA.B DATA.B	Lthe 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'7C H'DA H'9F	;H'004B       LED       DATA of "C"         ;H'004C       LED       DATA of "P"         ;H'004D       LED       DATA of "U"         ;H'004E       LED       DATA of "1"         ;H'004F       LED       DATA of "C"         ;H'0050       LED       DATA of "C"         ;H'0051       LED       DATA of "U"         ;H'0052       LED       DATA of "U"         ;H'0053       LED       DATA of "E"
, The da ; _Table1 _Table2	Lta table for the second secon	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA H'9F H'02	iH'004B       LED       DATA of       "C"         iH'004C       LED       DATA of       "P"         iH'004D       LED       DATA of       "U"         iH'004E       LED       DATA of       "1"         iH'004F       LED       DATA of       "C"         iH'0050       LED       DATA of       "C"         iH'0050       LED       DATA of       "U"         iH'0051       LED       DATA of       "U"         iH'0052       LED       DATA of       "U"         iH'0053       LED       DATA of       "L"         iH'0054       LED       DATA of       "L"
, The da ; _Table1 _Table2	Lta table for f .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA H'9F H'02 H'02	;H'004B       LED       DATA of "C"         ;H'004C       LED       DATA of "P"         ;H'004D       LED       DATA of "U"         ;H'004E       LED       DATA of "1"         ;H'004F       LED       DATA of "C"         ;H'0050       LED       DATA of "C"         ;H'0051       LED       DATA of "U"         ;H'0052       LED       DATA of "U"         ;H'0053       LED       DATA of "E"
, The da ; _Table1 _Table2 _Table3	La table for the second	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA H'9F H'02 H'02	;H'004B       LED       DATA of       "C"         ;H'004C       LED       DATA of       "P"         ;H'004D       LED       DATA of       "U"         ;H'004E       LED       DATA of       "1"         ;H'004F       LED       DATA of       "C"         ;H'0051       LED       DATA of       "P"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0053       LED       DATA of       "U"         ;H'0053       LED       DATA of       "U"         ;H'0054       LED       DATA of       "E"         ;H'0055       LED       DATA of       "-"
, The da ; _Table1 _Table2 _Table3	La table for f .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B .DATA.B	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA H'9F H'02 H'02 H'02 H'FC	;H'004B       LED       DATA of       "C"         ;H'004C       LED       DATA of       "P"         ;H'004D       LED       DATA of       "U"         ;H'004E       LED       DATA of       "I"         ;H'004F       LED       DATA of       "C"         ;H'0050       LED       DATA of       "C"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0052       LED       DATA of       "U"         ;H'0053       LED       DATA of       "L"         ;H'0054       LED       DATA of       "E"         ;H'0055       LED       DATA of       "-"         ;H'0056       LED       DATA of       "-"
, The da ; _Table1 _Table2 _Table3	La table for the second	the 8-segment LED H'9C H'CE H'7C H'60 H'9C H'CE H'7C H'DA H'9F H'02 H'02 H'02 H'FC	;H'004B       LED       DATA of       "C"         ;H'004C       LED       DATA of       "P"         ;H'004D       LED       DATA of       "U"         ;H'004E       LED       DATA of       "1"         ;H'004F       LED       DATA of       "C"         ;H'0050       LED       DATA of       "C"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0051       LED       DATA of       "U"         ;H'0053       LED       DATA of       "U"         ;H'0055       LED       DATA of       "U"         ;H'0055       LED       DATA of       "L"         ;H'0055       LED       DATA of       "L"         ;H'0055       LED       DATA of       "-"         ;H'0056       LED       DATA of       "-"         ;H'0053       LED       DATA of       "O"

.END

# Section 4 Example Applications for the H8S Series

### 4.1 Usage Guide to the Example Applications for the H8S Series

#### 4.1.1 The Structure of the Example Applications for the H8S Series

The chapter, 'Example Applications for the H8S series', has the structure shown in the figure 4.1. The example applications for the H8S series product's  $I^2C$  bus interface are described in this chapter.

The H8S/2138 is used as the device.



Figure 4.1 The structure of the example applications for the H8S Series

#### (1) Specification

Describes the system specification for these example tasks.

#### (2) Description of behavior

Uses timing charts to describe the behavior of these example tasks.

#### (3) Description of the software

- Description of the modules Describes the modules of the software of this example task.
- (2) Description of the on-chip register usage Describes the settings of the I<sup>2</sup>C bus interface in the modules and of the on-chip registers
- (3) Description of the variablesDescribes the variables of the software that are used in the task examples.
- (4) Description of the RAM usage Describes the label names and functions of RAM locations that are used by the modules.

Rev. 2.0, 11/01, page 113 of 358

#### (4) Flowchart

Uses flowcharts to describe the software that carries out the task examples.

### (5) Program listings

Gives the program listings of the software that carries out the task examples.

### 4.1.2 Description of the Definition File for the Vector Table

The definition file for the vector table, in the C language, is described below. The file that defines the starting addresses of the interrupt handling routines is shown in figure 4.2. To use an interrupt handling routine, a label that gives the starting address of that routine should be written to the corresponding position in the vector table. Figure 4.2 gives an example that uses the IIC's channel-0 interrupt. The starting address (IIC0INT) is referred to by 'external reference' (refer to figure 4.2-A). The label that shows the position of the IICI0 handler should be named IIC0INT (refer to figure 4.2-B).

The label name 'IICOINT' is referred to by 'external reference'.

/**************************************	****						
* H8S/2138 Series vector table	* H8S/2138 Series vector table						
<pre>* for mode3(normal,single-chip mode</pre>	)						
*****	*****						
extern void main(void); extern void IICOINT (void);	'IICOINT' is referred to by 'ext	ternal reference'.					
<pre>const void (*vect_tbl[])(void) =</pre>							
{							
main,	/* H'0000 Rese	t */					
main,	/* H'0002 Rese	rve */					
main,	/* H'0004 Rese	rve */					
main,	/* H'0006 Rese	rve */					
main,	/* H'0008 Rese	rve */					
main,	/* H'000A Rese	rve */					
main,	/* H'000C Dire	ct transfer */					
main,	/* H'000E NMI	*/					
main,	/* H'0010 Trap	*/					
main,	/* H'0012 Trap	*/					
main,	/* H'0014 Trap						

#### Figure 4.2 Definition file for the vector table

main,	/*	H'0016	Trap	*/
main,	/*	H'0018	Reserve	*/
main,	/*	H'001A	Reserve	*/
main,	/*	H'001C	Reserve	*/
main,	/*	H'001E	Reserve	*/
main,	/*	H'0020	IRQ0	*/
main,	/*	H'0022	IRQ1	*/
main,	/*	H'0024	IRQ2	*/
main,	/*	н′0026	IRQ3	*/
main,	/*	H'0028	IRQ4	*/
main,	/*	H'002A	IRQ5	*/
main,	/*	H'002C	IRQ6,KIN7-KIN0	*/
main,	/*	H'002E	IRQ7	*/
main,	/*	н′0030	SWDTEND	*/
main,	/*	H'0032	WOVIO	*/
main,	/*	H'0034	WOVI1	*/
main,	/*	н′0036	PC break	*/
main,	/*	н′0038	ADI	*/
main,	/*	H'003A	Reserve	*/
main,	/*	H'003C	Reserve	*/
main,	/*	H'003E	Reserve	*/
main,	/*	H'0040	Reserve	*/
main,	/*	H'0042	Reserve	*/
main,	/*	H'0044	Reserve	*/
main,	/*	Н′0046	Reserve	*/
main,	/*	Н′0048	Reserve	*/
main,	/*	H'004A	Reserve	*/
main,	/*	H'004C	Reserve	*/
main,	/*	H'004E	Reserve	*/
main,	/*	н′0050	Reserve	*/
main,	/*	н′0052	Reserve	*/
main,	/*	н′0054	Reserve	*/
main,	/*	н′0056	Reserve	*/
main,	/*	н′0058	Reserve	*/
main,	/*	H'005A	Reserve	*/
main,	/*	H'005C	Reserve	*/

## Figure 4.2 Definition file for the vector table (cont)

main,	/*	H'005E	Reserve	*/
main,	/*	н′0060	ICIA	*/
main,	/*	Н′0062	ICIB	*/
main,	/*	Н′0064	ICIC	*/
main,	/*	Н′0066	ICID	*/
main,	/*	Н′0068	OCIA	*/
main,	/*	H'006A	OCIB	*/
main,	/*	H'006C	FOVI	*/
main,	/*	H'006E	Reserve	*/
main,	/*	н′0070	Reserve	*/
main,	/*	H′0072	Reserve	*/
main,	/*	Н′0074	Reserve	*/
main,	/*	Н′0076	Reserve	*/
main,	/*	Н′0078	Reserve	*/
main,	/*	H'007A	Reserve	*/
main,	/*	H'007C	Reserve	*/
main,	/*	H'007E	Reserve	*/
main,	/*	н′0080	CMIA0	*/
main,	/*	Н′0082	CMIB0	*/
main,	/*	Н′0084	OVIO	*/
main,	/*	Н′0086	Reserve	*/
main,	/*	Н′0088	CMIA1	*/
main,	/*	H'008A	CMIB1	*/
main,	/*	H'008C	OVI1	*/
main,	/*	H'008E	Reserve	*/
main,	/*	Н′0090	CMIAY	*/
main,	/*	Н′0092	CMIBY	*/
main,	/*	H'0094	OVIY	*/
main,	/*	Н′0096	ICIX	*/
main,	/*	Н′0098	IBF1	*/
main,	/*	H'009A	IBF2	*/
main,	/*	H'009C	Reserve	*/
main,	/*	H'009E	Reserve	*/
main,	/*	H'00A0	ERIO	*/
main,	/*	Н′00Аб	TEIO	*/
main,	/*	H'00A8	ERI1	*/
	41			

## Figure 4.2 Definition file for the vector table (cont)

Rev. 2.0, 11/01, page 116 of 358



Figure 4.2 Definition file for the vector table (cont)

#### 4.1.3 Description of the Definition File for the Registers

The definition file for the registers of H8S/2138 series products is given below.

### The definition file for the registers of H8S/2138 Series products (1) <2138s.h>

/**************************************	*******
/* H8S/2138 Series Include File	* /
/**************************************	**********************/
union un_kbcomp {/* union KBCOMP */	
unsigned char BYTE;	/* */
struct {	/* Bit Access */
unsigned char IrE :1;	/* IrE */
unsigned char IrCKS:3;	/* IrCKS */
unsigned char KBADE:1;	/* KBADE */
unsigned char KBCH :3;	/* KBCH */
} BIT;	/* */
};	/* */
<pre>struct st_iic {</pre>	/* struct IIC */
union {	/* ICCR */
unsigned char BYTE;	/* Byte Access */
struct {	/* Bit Access */
unsigned char ICE :1;	/* ICE */
unsigned char IEIC:1;	/* IEIC */
unsigned char MST :1;	/* MST */
unsigned char TRS :1;	/* TRS */
nsigned char ACKE:1;	/* ACKE */
unsigned char BBSY:1;	/* BBSY */
unsigned char IRIC:1;	/* IRIC */
unsigned char SCP :1;	/* SCP */
} BIT;	/* */
} ICCR;	/* */
union {	/* ICSR */
unsigned char BYTE;	/* Byte Access */
struct {	/* Bit Access */
unsigned char ESTP:1;	/* ESTP */
unsigned char STOP:1;	/* STOP */
unsigned char IRTR:1;	/* IRTR */

unsigned char AASX:1;	/* AASX	*/
unsigned char AL :1;	/* AL */	
unsigned char AAS :1;	/* AAS	*/
unsigned char ADZ :1;	/* ADZ	*/
unsigned char ACKB:1;	/* ACKB	*/
} BIT;	/*	*/
} ICSR;	/*	*/
char wk[4];	/*	*/
union {	/*	*/
struct {	/*	*/
union {	/* SARX	*/
unsigned char BYTE;	/* Byte Access	*/
struct {	/* Bit Access	*/
unsigned char SVAX:7;		*/
unsigned char FSX :1;	/* FSX	*/
} BIT;	/*	*/
} UN_SARX;	/*	*/
union {	/* SAR	*/
unsigned char BYTE;	/* Byte Access	*/
struct {	/* Bit Access	*/
unsigned char SVA:7;	/* SVA	*/
unsigned char FS :1;	/* FS	*/
BIT;	/*	*/
} UN_SAR;	/*	*/
} ICE0;	/*	*/
struct {	/*	*/
unsigned char UN_ICDR;	/* ICDR	*/
union {	/* ICMR	*/
unsigned char BYTE;	/* Byte Access	
struct {	/* Bit Access	
unsigned char MLS :1;		*/
unsigned char WAIT:1;		*/
unsigned char CKS :3;	/* CKS	*/
unsigned char BC :3;		*/
} BIT;	/*	*/
} UN_ICMR;	/*	*/
} icE1;	/*	*/
, 1001,	/	/

	EQU;	/*		*/
};		/*		*/
union un_ddcswr {		/*	union DDCSWR	*/
unsi	gned char BYTE;	/*		*/
stru	et {	/*	Bit Access	*/
	unsigned char SWE:1;	/*	SWE	*/
	unsigned char SW :1;	/*	SW	*/
	unsigned char IE :1;	/*	IE	*/
	unsigned char IF :1;	/*	IF	*/
	} BIT;	/*		*/
};		/*		*/
<pre>struct st_intc {</pre>		/*	struct INTC	*/
union	{	/*	ICRA	*/
	unsigned char BYTE;	/*	Byte Access	*/
	struct {	/*	Bit Access	*/
	unsigned char B7:1;	/*	IRQ0	*/
	unsigned char B6:1;	/*	IRQ1	*/
	unsigned char B5:1;	/*	IRQ2,IRQ3	*/
	unsigned char B4:1;	/*	IRQ4,IRQ5	*/
	unsigned char B3:1;	/*	IRQ6,IRQ7	*/
	unsigned char B2:1;	/*	DTC	*/
	unsigned char Bl:1;	/*	WDT0	*/
	unsigned char B0:1;	/*	WDT1	*/
	} BIT;	/*		*/
	} ICRA;	/ *		*/
union	{	/ *	ICRB	*/
	unsigned char BYTE;	/*	Byte Access	*/
	struct {	/*	Bit Access	*/
	unsigned char B7:1;	/*	A/D	*/
	unsigned char B6:1;	/*	FRT	*/
	unsigned char :2;	/*		*/
	unsigned char B3:1;	/*	TMR 0	*/
	unsigned char B2:1;	/*	TMR1	*/
	unsigned char B1:1;	/*	TMRX,Y	*/
	unsigned char B0:1;	/*	HIF	*/
	} BIT;	/*		*/
	} ICRB;	/*		*/

union	{	/* ICRC	*/
	unsigned char BYTE;	/* Byte Access	*/
	struct {	/* Bit Access	*/
	unsigned char B7:1;	/* SCI0	*/
	unsigned char B6:1;	/* SCI1	*/
	unsigned char B5:1;	/* SCI2	*/
	unsigned char B4:1;	/* IICO	*/
	unsigned char B3:1;	/* IIC1	*/
	} BIT;	/*	*/
	} ICRC;	/*	*/
union	{	/* ISR	*/
	unsigned char BYTE;	/* Byte Access	*/
	struct {	/* Bit Access	*/
	unsigned char IRQ7F:1;	/* IRQ7F	*/
	unsigned char IRQ6F:1;	/* IRQ6F	*/
	unsigned char IRQ5F:1;	/* IRQ5F	*/
	unsigned char IRQ4F:1;	/* IRQ4F	*/
	unsigned char IRQ3F:1;	/* IRQ3F	*/
	unsigned char IRQ2F:1;	/* IRQ2F	*/
	unsigned char IRQ1F:1;	/* IRQ1F	*/
	unsigned char IRQOF:1;	/* IRQ0F	*/
	} BIT;	/*	*/
	} ISR;	/*	*/
union	{	/* ISCR	*/
	unsigned int WORD;	/* Word Access	*/
	struct {	/* Byte Access	*/
	unsigned char H;	/* ISCRH	*/
	unsigned char L;	/* ISCRL	*/
	} BYTE;	/*	*/
	struct {	/* Bit Access	*/
	unsigned char IRQ7SC:2;	/* IRQ7SC	*/
	unsigned char IRQ6SC:2;	/* IRQ6SC	*/
	unsigned char IRQ5SC:2;	/* IRQ5SC	*/
	unsigned char IRQ4SC:2;	/* IRQ4SC	*/
	unsigned char IRQ3SC:2;	/* IRQ3SC	*/
	unsigned char IRQ2SC:2;	/* IRQ2SC	*/
	unsigned char IRQ1SC:2;	/* IRQ1SC	*/

Rev. 2.0, 11/01, page 121 of 358

unsigned char IRQ0SC:2;	/* IRQ0SC	*/
} BIT;	/*	*/
} ISCR;	/*	*/
char wkl[6];	/*	*/
union {	/* ABRKCR	*/
unsigned char BYTE;	/* Byte Access	*/
struct {	/* Bit Access	*/
unsigned char CMF:1;	/* CMF	*/
unsigned char :6;	/*	*/
unsigned char BIE:1;	/* BIE	*/
} BIT;	/*	*/
} ABRKCR;	/*	*/
unsigned char BARA;	/* BARA	*/
unsigned char BARB;	/* BARB	*/
unsigned char BARC;	/* BARC	*/
char wk2[202];	/*	*/
union {	/* IER	*/
unsigned char BYTE;	/* Byte Access	*/
struct {	/* Bit Access	*/
unsigned char IRQ7E:1;	/* IRQ7E	*/
unsigned char IRQ6E:1;	/* IRQ6E	*/
unsigned char IRQ5E:1;	/* IRQ5E	*/
unsigned char IRQ4E:1;	/* IRQ4E	*/
unsigned char IRQ3E:1;	/* IRQ3E	*/
unsigned char IRQ2E:1;	/* IRQ2E	*/
unsigned char IRQlE:1;	/* IRQ1E	*/
unsigned char IRQ0E:1;	/* IRQ0E	*/
} BIT;	/*	*/
}	/*	*/
char wk3[46];	/*	*/
union {	/* KMIMR	*/
unsigned char BYTE;	/* Byte Access	*/
struct {	/* Bit Access	*/
unsigned char B7:1;	/* Bit 7	*/
unsigned char B6:1;	/* Bit 6	*/
unsigned char B5:1;	/* Bit 5	*/
unsigned char B4:1;	/* Bit 4	*/

### Rev. 2.0, 11/01, page 122 of 358

	unsigned char B3:1;	/*	Bit 3	*/
	unsigned char B2:1;	/*	Bit 2	*/
	unsigned char B1:1;	/*	Bit 1	*/
	unsigned char B0:1;	/*	Bit O	*/
	} BIT;	/*		*/
	} KMIMR;	/*		*/
char	wk4;	/*		*/
unic	n {	/*	KMIMRA	*/
	unsigned char BYTE;	/*	Byte Access	*/
	struct {	/*	Bit Access	*/
	unsigned char B15:1;	/*	Bit 7	*/
	unsigned char B14:1;	/*	Bit 6	*/
	unsigned char B13:1;	/*	Bit 5	*/
	unsigned char B12:1;	/*	Bit 4	*/
	unsigned char B11:1;	/*	Bit 3	*/
	unsigned char B10:1;	/*	Bit 2	*/
	unsigned char B9 :1;	/*	Bit 1	*/
	unsigned char B8 :1;	/*	Bit O	*/
	} BIT;	/*		*/
	} KMIMRA;	/*		*/
};		/*		*/
struct st_dtc {		/*	struct DTC	*/
union	{	/*	EA	*/
	unsigned char BYTE;	/*	Byte Access	*/
	struct {	/*	Bit Access	*/
	unsigned char B7:1;	/*	IRQ0	*/
	unsigned char B6:1;	/*	IRQ1	*/
	unsigned char B5:1;	/*	IRQ2	*/
	unsigned char B4:1;	/*	IRQ3	*/
	unsigned char B3:1;	/*	A/D	*/
	unsigned char B2:1;	/*	FRT ICIA	*/
	unsigned char B1:1;	/*	FRT ICIB	*/
	unsigned char B0:1;	/*	FRT OCIA	*/
	} BIT;	/*		*/
	} EA;	/*	ED	*/
union			EB	*/
	unsigned char BYTE;	/*	Byte Access	*/

	struct	{			/*	Bit Access	*/
		unsigned	char	в7:1;	/*	FRT OCIB	*/
		unsigned	char	:4;	/*		*/
		unsigned	char	в2:1;	/*	TMRO CMIA	*/
		unsigned	char	B1:1;	/*	TMR0 CMIB	*/
		unsigned	char	в0:1;	/*	TMR1 CMIA	*/
		}	BIT;		/*		*/
	}		EB;		/*		*/
union	{				/*	EC	*/
	unsigne	ed char B	YTE;		/*	Byte Access	*/
	struct	{			/*	Bit Access	*/
		unsigned	char	в7:1;	/*	TMR1 CMIB	*/
		unsigned	char	B6:1;	/*	TMRY CMIA	*/
		unsigned	char	в5:1;	/*	TMRY CMIB	*/
		unsigned	char	B4:1;	/*	HIF1	*/
		unsigned	char	B3:1;	/*	HIF2	*/
		unsigned	char	B2:1;	/*	SCIO RXI	*/
		unsigned	char	B1:1;	/*	SCIO TXI	*/
		unsigned	char	в0:1;	/*	SCI1 RXI	*/
		}	BIT;		/*		*/
	}		EC;		/*		*/
union	{				/*	ED	*/
	unsigne	ed char B	YTE;		/*	Byte Access	*/
	struct	{			/*	Bit Access	*/
		unsigned	char	в7:1;	/*	SCI1 TXI	*/
		unsigned	char	B6:1;	/*	SCI2 RXI	*/
		unsigned	char	в5:1;	/*	SCI2 TXI	*/
		unsigned	char	в4:1;	/*	IICO	*/
		unsigned	char	в3:1;	/*	IIC1	*/
		} 1	BIT;		/*		*/
	}		ED;		/*		*/
char			wk;		/*		*/
union	{				/*	VECR	*/
	unsigne	ed char B	YTE;		/*	Byte Access	*/
	struct	{			/*	Bit Access	*/
		unsigned	char	SWDTE:1;	/*	SWDTE	*/
		unsigned	char	DTVEC:7;	/*	DTVEC	*/

	} BIT;	/*	*/
	} VECR;	/*	*/
};		/*	*/
<pre>struct st_flash {</pre>		/* struct FLASH	*/
unic	n {	/* FLMCR1	*/
	unsigned char BYTE;	/* Byte Access	*/
	struct {	/* Bit Access	*/
	unsigned char FWE:1;	/* FWE	*/
	unsigned char SWE:1;	/* SWE	*/
	unsigned char :2;	/*	*/
	unsigned char EV :1;	/* EV	*/
	unsigned char PV :1;	/* PV	*/
	unsigned char E :1;	/* E	*/
	unsigned char P :1;	/* P	*/
	} BIT;	/*	*/
	<pre>} FLMCR1;</pre>	/*	*/
unic	n {	/* FLMCR2	*/
	unsigned char BYTE;	/* Byte Access	*/
	struct {	/* Bit Access	*/
	unsigned char FLER:1;	/* FLER	*/
	unsigned char :5;	/*	*/
	unsigned char ESU :1;	/* ESU	*/
	unsigned char PSU :1;	/* PSU	*/
	} BIT;	/*	*/
	} FLMCR2;	/*	*/
unic	n {	/* EBR1	*/
	unsigned char BYTE;	/* Byte Access	*/
	struct {	/* Bit Access	*/
	unsigned char wk :6;	/*	*/
	unsigned char EB9:1;	/* EB9	*/
	unsigned char EB8:1;	/* EB8	*/
	} BIT;	/*	*/
	} EBR1;	/*	*/
unic		/* EBR2	*/
	unsigned char BYTE;	/* Byte Access	
	struct {	/* Bit Access	*/
	unsigned char EB7:1;	/* EB7	*/

Rev. 2.0, 11/01, page 125 of 358

			unsigned char EF	36:1;	/*	EB6	*/
			unsigned char EF	35:1;	/*	EB5	*/
			unsigned char E	34:1;	/*	EB4	*/
			unsigned char E	33:1;	/*	EB3	* /
			unsigned char E	32:1;	/*	EB2	* /
			unsigned char E	B1:1;	/*	EB1	* /
			unsigned char E	B0:1;	/*	EB0	* /
			} BIT;		/*		*/
		}	EBR2;		/*		*/
};					/*		*/
struct st_pwm	{				/*	struct PWM	* /
	union	{			/*	PCSR	*/
		unsign	d char BYTE;		/*	Byte Access	* /
		struct	{		/*	Bit Access	* /
			unsigned char wk	:5;	/*		*/
			unsigned char PWC	кв:1;	/*	PWCKB	*/
			unsigned char PWC	ка:1;	/*	PWCKA	* /
			} BIT;		/*		*/
		}	PCSR;		/*		*/
	char		wk[79];		/*		*/
	union	{			/*	PWOER */	
		unsign	d int WORD;		/*	Word Access	*/
		struct	{		/*	Byte Access	*/
			unsigned char B;		/*	PWOERB	*/
			unsigned char A;		/*	PWOERA	*/
			} BYTE;		/*		*/
		struct	{		/*	Bit Access	*/
			unsigned char OE1	5:1;	/*	OE15	*/
			unsigned char OE1	4:1;	/*	OE14	*/
			unsigned char OE1		/*	OE13	*/
			unsigned char OE1		/*	OE12	*/
			unsigned char OE1		/*	OE11	*/
			unsigned char OE1		/*	OE10	*/
			unsigned char OE9		/*	OE9	*/
			unsigned char OE8		/*	OE8	*/
			unsigned char OE7		/*	OE7	*/
			unsigned char OE6		/*	OE6	*/
			unargueu char OE6	• ± /	/ ^	OFO	/

unsigned char OE5 :1;	/*	OE5	*/
unsigned char OE4 :1;	/*	OE4	*/
unsigned char OE3 :1;	/*	OE3	*/
unsigned char OE2 :1;	/*	OE2	*/
unsigned char OE1 :1;	/*	OEl	*/
unsigned char OE0 :1;	/*	OE0	*/
} BIT;	/*		*/
} OER;	/*		*/
union {	/*	PWDPR	*/
unsigned int WORD;	/*	Word Access	*/
struct {	/*	Byte Access	*/
unsigned char B;	/*	PWDPRB	*/
unsigned char A;	/*	PWDPRA	*/
<pre>} BYTE;</pre>	/*		*/
struct {	/*	Bit Access	*/
unsigned char OS15:1;	/*	OS15	*/
unsigned char OS14:1;	/*	OS14	*/
unsigned char OS13:1;	/*	OS13	*/
unsigned char OS12:1;	/*	OS12	*/
unsigned char OS11:1;	/*	OS11	*/
unsigned char OS10:1;	/*	OS10	*/
unsigned char OS9 :1;	/*	OS9	*/
unsigned char OS8 :1;	/*	OS8	*/
unsigned char OS7 :1;	/*	OS7	*/
unsigned char OS6 :1;	/*	OS6	*/
unsigned char OS5 :1;	/*	OS5	*/
unsigned char OS4 :1;	/*	OS4	*/
unsigned char OS3 :1;	/*	OS3	*/
unsigned char OS2 :1;	/*	OS2	*/
unsigned char OS1 :1;	/*	OS1	*/
unsigned char OSO :1;	/*	OS0	*/
} BIT;	/*		*/
} DPR ;	/*		*/
union {	/*	PWSL	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char PWCKE:1;	/*	PWCKE	*/

### Renesas

Rev. 2.0, 11/01, page 127 of 358

\* / unsigned char PWCKS:1; /\* PWCKE unsigned char /\* \*/ :2; unsigned char RS RS \*/ :4; /\* \* / BIT; /\* } } \* / SL; /\* unsigned char /\* PWDR0-PWDR15 DR; \* / }; \* / /\* /\* struct HIF struct st\_hif { \*/ /\* SYSCR2 \*/ union { unsigned char BYTE; Byte Access \*/ /\* struct { /\* Bit Access \*/ unsigned char wk :7; /\* \* / unsigned char HI12E:1; HI12E \* / /\* /\* BIT; \*/ } /\* \* / } SYSCR2; /\* \*/ char wk[108]; \* / union { /\* HICR unsigned char BYTE; Byte Access /\* \*/ struct { /\* Bit Access \*/ unsigned char wk :5; /\* \* / unsigned char IBFIE2:1; /\* IBFIE2 \* / unsigned char IBFIE1:1; /\* IBFIE1 \*/ unsigned char FGA20E:1; FGA20E \* / /\* /\* \*/ } BIT; /\* \* / } HICR; \*/ }; /\* struct st\_hif1 { /\* struct HIF1 \* / unsigned char /\* IDR \* / IDR; unsigned char /\* ODR \* / ODR; union { /\* STR \*/ unsigned char BYTE; /\* Byte Access \*/ /\* Bit Access \*/ struct { unsigned char DBU7:1; DBU \* / /\* \*/ unsigned char DBU6:1; /\* DBU unsigned char DBU5:1; \* / /\* DBU unsigned char DBU4:1; /\* DBU \*/ unsigned char CD :1; /\* C/D \* /

Rev. 2.0, 11/01, page 128 of 358

unsigned char DBU2:1;	/*	DBU	*/
unsigned char IBF :1;	/*	IBF	*/
unsigned char OBF :1;	/*	OBF	*/
} BIT;	/*		*/
char wk2[5];	/*		*/
};	/*		*/
union un_sbycr {	/*	union SBYCR	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char SSBY :1;	/*	SSBY	*/
unsigned char STS :3;	/*	STS	*/
unsigned char :1;	/*		*/
unsigned char SCK :3;	/*	SCK	*/
} BIT;	/*		*/
};	/*		*/
union un_lpwrcr {	/*	union LPWRCR	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char DTON :1;	/*	DTON	*/
unsigned char LSON :1;	/*	LSON	*/
unsigned char NESEL:1;	/*	NESEL	*/
unsigned char EXCLE:1;	/*	EXCLE	*/
} BIT;	/*		*/
};	/*		*/
union un_mstpcr {	/*	union MSTPCR	*/
unsigned int WORD;	/*	Word Access	*/
struct {	/*	Byte Access	*/
unsigned char H;	/*	MSTPCRH	*/
unsigned char L;	/*	MSTPCRL	*/
} BYTE;	/*		*/
struct {	/*	Bit Access	*/
unsigned char wk :1;	/*		*/
unsigned char B14:1;	/*	DTC	*/
unsigned char B13:1;	/*	FRT	*/
unsigned char B12:1;	/*	TMR0,TMR1	*/
unsigned char B11:1;	/*	PWM, PWMX	*/
unsigned char B10:1;	/*	D/A	*/

unsigned char B9 :1;	/*	A/D	*/
unsigned char B8 :1;	/*	TMRX, TMRY	
unsigned char B7 :1;	/*	SCI0	*/
unsigned char B6 :1;	/*	SCI1	*/
unsigned char B5 :1;	/*	SCI2	*/
unsigned char B4 :1;	/*	IIC0	*/
unsigned char B3 :1;	/*	IIC1	*/
unsigned char B2 :1;	/*	HIF	*/
} BIT;	/*		*/
};	/*		*/
union un_stcr {	/* u	nion STCR	*/
unsigned char BYTE;	/* B	yte Access	*/
struct {	/* B	it Access	*/
unsigned char IICS :1;	/*	IICS	*/
unsigned char IICX1:1;	/*	IICX1	*/
unsigned char IICX0:1;	/*	IICX0	*/
unsigned char IICE :1;	/*	IICE	*/
unsigned char FLSHE:1;	/*	FLSHE	*/
unsigned char :1;	/*		*/
unsigned char ICKS1:1;	/*	ICKS1	*/
unsigned char ICKS0:1;	/*	ICKS0	*/
} BIT;	/*		*/
};	/*		*/
union un_syscr {	/* u	nion SYSCR	*/
unsigned char BYTE;	/* B	yte Access	* /
struct {	/* B	it Access	*/
unsigned char CS2E :1;	/*	CS2E	*/
unsigned char IOSE :1;	/*	IOSE	*/
unsigned char INTM :2;	/*	INTM	*/
unsigned char XRST :1;	/*	XRST	*/
unsigned char NMIEG:1;	/*	NMIEG	*/
unsigned char HIE :1;	/*	HIE	*/
unsigned char RAME :1;	/*	RAME	*/
} BIT;	/*		*/
};	/*		*/
union un_mdcr {	/* u	nion MDCR	*/
unsigned char BYTE;	/* B	yte Access	*/

<pre>unsigned char EXPE:1; /* EXE */ unsigned char MDS :2; /* MDS */ } BIT; /* /* MDS */ } BIT; /* /* MDS */ }; union st_sci { /* BTT; /* /* MDS */ union { /* SWR /* /* unsigned char BYTE; /* SWR /* unsigned char BYTE; /* BTT /* C/A */ unsigned char CA: 1; /* C/A */ unsigned char CA: 1; /* C/A */ unsigned char PE :1; /* C/A */ unsigned char PE :1; /* O/E */ unsigned char PE :1; /* MP */ unsigned char MP :1; /* MP */ unsigned char MP :1; /* MP */ unsigned char STOP:1; /* STOP */ unsigned char STOP:1; /* STOP */ unsigned char STOP:1; /* MP */ unsigned char PE :1; /* GRS */ unsigned char PE :1; /* MP */ unsigned char PE :1; /* MP */ unsigned char PE :1; /* MP */ unsigned char STOP:1; /* STOP */ unsigned char STOP:1; /* TE */ unsigned char STOP:1; /* TE */ unsigned char STOP:1; /* TE */ unsigned char STDE:1; /* TE */ unsigned char PE: 1; /* TE */ unsigned char PE: 1; /* TE */ unsigned char MPE:1; /* TE */ UNS */ UNS */ UNS */</pre>	stru	st {	/*	Bit Access	*/
unsigned char MDS ':) /* MDS */ } BIT; /* MDS */ }; union st_sci { /* BIT; /* MDS */ union st_sci { /* struct SCI */ unsigned char BYTE; /* SMR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */ unsigned char CA :1; /* C/A */ unsigned char CB :1; /* C/A */ unsigned char CB :1; /* O/B */ unsigned char STDP:1; /* O/B */ unsigned char CS :2; /* O/E */ unsigned char CS :2; /* CKS */ } BIT; /* CKS */ j BIT; /* CKS */ unsigned char BYTE; /* BRR */ unsigned char BYTE; /* BTE */ unsigned char BYTE; /* TE */ unsigned char TEE :1; /* TE */ unsigned char TEE :1; /* TE */ unsigned char MIE:1; /* TE */ unsigned char TEE:1; /* TEE */ unsigned char TEE:1; /*		unsigned char EXPE:1;	/*	EXPE	*/
<pre> } BTT; /* */  inion st_sci {     union st_sci</pre>		unsigned char :5;	/*		*/
<pre>}; union st_soi { union st_soi { union</pre>		unsigned char MDS :2;	/*	MDS	*/
<pre>union st_sci {     union {     union {         union {             unsigned char BYTE;             unsigned char CA: 1;             unsigned char CA: 1;             unsigned char CA: 1;             unsigned char CHE: 1;             unsigned char CHE: 1;             unsigned char CHE: 1;             unsigned char PE : 1;             unsigned char PE : 1;             unsigned char STOP: 1;             unsigned char TEE: 2;                  /* TEE             v;</pre>		} BIT;	/*		*/
<pre>union {</pre>	};		/*		*/
<pre></pre>	union st_sci {		/*	struct SCI	*/
<pre>struct {</pre>	union	{	/*	SMR	*/
<pre>     Unsigned char CA :1;     Unsigned char CA :1;     Unsigned char CHE :1;     Unsigned char PE :1;     Unsigned char OE :1;     Unsigned char MP :1;     Unsigned char MP :1;     Unsigned char CKS :2;     /* GKS */     J BIT;     /* GKS */     J BIT;     /* GKS */     Unsigned char BRR;     /* BRR */     Unsigned char BRR;     /* BRR */     Unsigned char BTE;     /* BRR */     Unsigned char BYTE;     /* BUT     Unsigned char TIE :1;     /* TIE */     Unsigned char TIE :1;     /* RIE */     Unsigned char TIE :1;     /* TIE */     Unsigned char TIE;     /* Unsigned char TIE;     /* Unsigned char TIE;     /* Unsigned char TIE;     /* TIE */     Unsigned char TIE;     /* TI</pre>		unsigned char BYTE;	/*	Byte Access	*/
<pre>unsigned char CHR :1; /* CHR */ unsigned char PE :1; /* PE */ unsigned char OB :1; /* O/E */ unsigned char STOP:1; /* STOP */ unsigned char STOP:1; /* MP */ unsigned char MP :1; /* MP */ unsigned char CKS :2; /* CKS */ } BTT; /* CKS */ } SMR; /* **********************************</pre>		struct {	/*	Bit Access	*/
unsigned char PE :1; /* PE */ unsigned char OE :1; /* O/E */ unsigned char STOP:1; /* STOP */ unsigned char STOP:1; /* MP */ unsigned char CKS :2; /* CKS */ } BTT; /* * */ } SMR; /* * */ unsigned char BRR; /* BRR */ union { /* SCR */ unsigned char BRTE; /* BRR */ union { /* SCR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */ unsigned char TE :1; /* TIE */ unsigned char RE :1; /* RIE */ unsigned char RE :1; /* RIE */ unsigned char TE :1; /* TE */ unsigned char TE :2; /* CKE */ } BIT; /* TE */ unsigned char TE:2; /* CKE */ } SCR; /* */ unsigned char TETE; /* TDR */ unsigned char BYTE; /* SSR */ unsigned char BYTE; /* Byte Access */		unsigned char CA :1;	/*	C/A	*/
<pre>unsigned char OE :1; /* O/E */ unsigned char STOP:1; /* STOP */ unsigned char MP :1; /* MP */ unsigned char CKS :2; /* CKS */ } BIT; /* CKS */ } BIT; /* CKS */ unsigned char BRR; /* SCR */ unsigned char BRT; /* BRR */ union { /* SCR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */ unsigned char RIE :1; /* RIE */ unsigned char RIE :1; /* RIE */ unsigned char RIE :1; /* REE */ unsigned char RIE :1; /* REE */ unsigned char RIE :1; /* TEE */ unsigned char REE :1; /* TEE */ unsigned char TEE:1; /* TEE */ unsigned char REE :1; /* TEE */ unsigned char TEE:1; /* TEE *</pre>		unsigned char CHR :1;	/*	CHR	*/
unsigned char STOP:1; /* STOP */ unsigned char MP :1; /* MP */ unsigned char CKS :2; /* CKS */ } BIT; /* * CKS */ } SMR; /* * */ unsigned char BRR; /* BRR */ unsigned char BRR; /* BRR */ union { /* SCR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */ unsigned char TIE :1; /* TIE */ unsigned char RE :1; /* TIE */ unsigned char RE :1; /* TE */ unsigned char TE :1; /* TE */ unsigned char TE:1; /* TE */ unsigned char TEE:1; /* TEIE */ unsigned char TDE; /* TEIE */ unsigned char BYTE; /* TDR */ unsigned char BYTE; /* Byte Access */		unsigned char PE :1;	/*	PE	*/
unsigned char MP :1;       /* MP       */         unsigned char CKS :2;       /* CKS       */         BTT;       /* CKS       */         BTT;       /* CKS       */         SMR;       /* CKS       */         unsigned char BRR;       /* BRR       */         unsigned char BR;       /* SCR       */         unsigned char BYTE;       /* Byte Access       */         unsigned char BYTE;       /* Bit Access       */         unsigned char TIE :1;       /* TIE       */         unsigned char TE :1;       /* RE       */         unsigned char TE :1;       /* MPIE       */         unsigned char TE :1;       /* TE       */         unsigned char TEE:1;       /* MPIE       */         unsigned char TEE:1;       /* MPIE       */         unsigned char TEE:1;       /* TEIE       */         unsigned char TEE:1;       /* CKE       */         j BIT;       /* CKE       */         j SCR;       /* TDR       */         unsigned char TDR;       /* SSR       */         unsigned char BYTE;       /* Byte Access       */         unsigned char BYTE;       /* Byte Access       */ <td></td> <td>unsigned char OE :1;</td> <td>/*</td> <td>O/E</td> <td>*/</td>		unsigned char OE :1;	/*	O/E	*/
unsigned char CKS : 2;         /*         CKS         */           BIT;         /*         */         */           SMR;         /*         */         */           unsigned char BRR;         /*         PR         */           unsigned char BRR;         /*         SR         */           unsigned char BRR;         /*         SCR         */           unsigned char BYTE;         /*         Byte Access         */           struct {         /*         Bit Access         */           unsigned char TIE :1;         /*         RIE         */           unsigned char TIE :1;         /*         RIE         */           unsigned char TEE :1;         /*         RIE         */           unsigned char TEIE:1;         /*         MPIE         */           unsigned char CKE :2;         /*         MPIE         */           unsigned char TDE;         /*         */         */           unsigned char TDR;         /*         */         */           unsigned char BYTE;         /*         SSR         */           unsigned char TDR;         /*         */         */           unsigned char BYTE;         /*         S		unsigned char STOP:1;	/*	STOP	*/
<pre> } BIT; /* */ } SMR; /* */ unsigned char BRR; /* ERR */ unon {     unsigned char BYTE; /* Byte Access */     struct {         unsigned char TIE :1; /* TIE */         unsigned char TIE :1; /* TIE */         unsigned char TE :1; /* TIE */         unsigned char TE :1; /* TE */         unsigned char RE :1; /* RE */         unsigned char TE :1; /* TE */         unsigned char TE *:1; /* TE */         unsigned char TE */         unsigned char TE */         unsigned char TE *:1; /* TE */         unsigned char TE *:1; /* TE */         unsigned char TE */         unsigned char TE *:1; /* TE */         unsigned char TE *:1; /* TE */         unsigned char TE *:1; /* */         unsigned char TE *:1; /* */         unsigned char TE */         unsigned</pre>		unsigned char MP :1;	/*	MP	*/
<pre> } SMR; /* */ unsigned char BRR; /* #/ union {     unsigned char BYTE; /* BRR */     unsigned char BYTE; /* Byte Access */     struct {         unsigned char TIE :1; /* TIE */         unsigned char RIE :1; /* RIE */         unsigned char RE :1; /* RE */         unsigned char RE :1; /* RE */         unsigned char RE :1; /* RE */         unsigned char RE :1; /* TEE */         unsigned char RE :1; /* TEI */         unsigned char TEIE:1; /* TEIE */         unsigned char CKE :2; /* CKE */         } BIT; /* CKE */         } BIT; /* TDR */         unsigned char TDR; /* TDR */         unsigned char BYTE; /* Byte Access */         unsigned char BYTE; /* Byte Access */ </pre>		unsigned char CKS :2;	/*	CKS	*/
unsigned char BRR;       /* BRR       */         union {       /* SCR       */         unsigned char BYTE;       /* Byte Access       */         struct {       /* Bit Access       */         unsigned char BYTE;       /* Bit Access       */         unsigned char BYTE;       /* Bit Access       */         unsigned char TIE :1;       /* RIE       */         unsigned char TE :1;       /* TE       */         unsigned char RE :1;       /* RE       */         unsigned char RE :1;       /* MPIE       */         unsigned char TEI:1;       /* TEIE       */         unsigned char CKE :2;       /* CKE       */         unsigned char TDE;       /* CKE       */         } BIT;       /* TEIE       */         } SCR;       /* TDR       */         unsigned char TDE;       /* SSR       */         unsigned char BYTE;       /* Byte Access       */         unsigned char BYTE;       /* Bit Access       */		} BIT;	/*		*/
<pre>union { /* SCR /* SPTE; /* SUP Access /* unsigned char BYTE; /* Byte Access /* struct { /* Bit Access /* unsigned char TIE :1; /* TIE /* unsigned char TE :1; /* TIE /* unsigned char TE :1; /* TE /* unsigned char TE :1; /* TE /* unsigned char TEIE:1; /* TE /* unsigned char TEIE:1; /* TEIE /* UNSIGNED /* UNSI</pre>		} SMR;	/*		*/
<pre>vunsigned char BYTE; /* Byte Access */ struct {     unsigned char TIE :1; /* Bit Access */     unsigned char TIE :1; /* TIE */     unsigned char TE :1; /* TE */     unsigned char TE :1; /* TE */     unsigned char RE :1; /* RE */     unsigned char MPIE:1; /* MPIE */     unsigned char TEIE:1; /* TEIE */     unsigned char CKE :2; /* CKE */     } BIT; /* TEIE */ unsigned char TDR; /* TDR */ unsigned char BYTE; /* SSR */     unsigned char BYTE; /* Byte Access */ </pre>	unsig	ned char BRR;	/*	BRR	*/
<pre>struct { /* Bit Access */ unsigned char TIE :1; /* TIE */ unsigned char RIE :1; /* RIE */ unsigned char TE :1; /* TE */ unsigned char RE :1; /* RE */ unsigned char MPIE:1; /* MPIE */ unsigned char TEIE:1; /* MPIE */ unsigned char CKE :2; /* CKE */ } BIT; /* TEIE */ unsigned char TDR; /* TDR */ unsigned char BYTE; /* SSR */ struct { /* Byte Access */</pre>	union	{	/*	SCR	*/
unsigned char TIE :1; /* TIE */ unsigned char RIE :1; /* RIE */ unsigned char TE :1; /* TE */ unsigned char RE :1; /* RE */ unsigned char MPIE:1; /* MPIE */ unsigned char TEIE:1; /* TEIE */ unsigned char CKE :2; /* CKE */ } BIT; /* */ unsigned char TDR; /* */ unsigned char TDR; /* */ unsigned char BYTE; /* SSR */ struct { /* Bit Access */		unsigned char BYTE;	/*	Byte Access	*/
unsigned char RIE :1;       /*       RIE       */         unsigned char TE :1;       /*       TE       */         unsigned char RE :1;       /*       RE       */         unsigned char TEIE:1;       /*       MPIE       */         unsigned char TEIE:1;       /*       TEIE       */         unsigned char CKE :2;       /*       CKE       */         }       BIT;       /*       */         }       SCR;       /*       */         unsigned char TDR;       /*       */         unsigned char BYTE;       /*       SSR       */         unsigned char BYTE;       /*       Byte Access       */         struct {       /*       Ktcess       */		struct {	/*	Bit Access	*/
<pre>unsigned char TE :1; /* TE */ unsigned char RE :1; /* RE */ unsigned char MPIE:1; /* MPIE */ unsigned char TEIE:1; /* TEIE */ unsigned char CKE :2; /* CKE */ } BIT; /* */ } SCR; /* */ unsigned char TDR; /* TDR */ unsigned char BYTE; /* SSR */ struct { /* Byte Access */</pre>		unsigned char TIE :1;	/*	TIE	*/
unsigned char RE :1; /* RE */ unsigned char MPIE:1; /* MPIE */ unsigned char TEIE:1; /* TEIE */ unsigned char CKE :2; /* CKE */ } BIT; /* */ SCR; /* */ unsigned char TDR; /* */ unsigned char BYTE; /* SSR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */		unsigned char RIE :1;	/*	RIE	*/
unsigned char MPIE:1; /* MPIE */ unsigned char TEIE:1; /* TEIE */ unsigned char CKE :2; /* CKE */ } BIT; /* */ } SCR; /* */ unsigned char TDR; /* TDR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */		unsigned char TE :1;	/*	TE	*/
unsigned char TEIE:1;       /*       TEIE       */         unsigned char CKE :2;       /*       CKE       */         BIT;       /*       K       */         SCR;       /*       */       */         unsigned char TDR;       /*       */         unsigned char BYTE;       /*       SSR       */         struct {       /*       Bit Access       */		unsigned char RE :1;	/*	RE	*/
unsigned char CKE :2;       /* CKE       */         } BIT;       /*       */         } SCR;       /*       */         unsigned char TDR;       /* TDR       */         union {       /* SSR       */         unsigned char BYTE;       /* Byte Access       */         struct {       /* Bit Access       */		unsigned char MPIE:1;	/*	MPIE	*/
<pre>} BIT; /* */ } SCR; /* */ unsigned char TDR; /* TDR */ union { /* SSR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */</pre>		unsigned char TEIE:1;	/*	TEIE	*/
<pre>} SCR; /* */ unsigned char TDR; /* TDR */ union { /* SSR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */</pre>		unsigned char CKE :2;	/*	CKE	*/
unsigned char TDR; /* TDR */ union { /* SSR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */		} BIT;	/*		*/
union { /* SSR */ unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */		} SCR;	/*		*/
unsigned char BYTE; /* Byte Access */ struct { /* Bit Access */	unsig	ned char TDR;	/*	TDR	*/
struct { /* Bit Access */	union	{	/*	SSR	*/
		unsigned char BYTE;	/*	Byte Access	*/
unsigned char TDRE:1; /* TDRE */		struct {	/*	Bit Access	*/
-		unsigned char TDRE:1;	/*	TDRE	*/

			unsigned ch	ar	RDRF:1;	/*	RDRF	*/
			unsigned ch	ar	ORER:1;	/*	ORER	*/
			unsigned ch	ar	FER :1;	/*	FER	*/
			unsigned ch	ar	PER :1;	/*	PER	*/
			unsigned ch	ar	TEND:1;	/*	TEND	*/
			unsigned ch	ar	MPB :1;	/*	MPB	*/
			unsigned ch	ar	MPBT:1;	/*	MPBT	*/
			} BIT	;		/*		*/
		}	SSR	;		/*		*/
	unsig	ned cha	r RDR	;		/*	RDR	*/
	union	{				/*	SCMR	*/
		unsign	ed char BYTE	;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned ch	ar	wk :4;	/*		*/
			unsigned ch	ar	SDIR:1;	/*	SDIR	*/
			unsigned ch	ar	SINV:1;	/*	SINV	*/
			unsigned ch	ar	:1;	/*		*/
			unsigned ch	ar	SMIF:1;	/*	SMIF	*/
			} BIT	;		/*		*/
		}	SCM	R ;		/*		*/
};						/*		*/
union st_frt	{					/*	struct FRT	*/
	union	{				/*	TIER	*/
		unsign	ed char BYTE	;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned ch	ar	ICIAE:1;	/*	ICIAE	*/
			unsigned ch	ar	ICIBE:1;	/*	ICIBE	*/
			unsigned ch	ar	ICICE:1;	/*	ICICE	*/
			unsigned ch			/*	ICIDE	*/
			unsigned ch			/*	OCIAE	*/
			unsigned ch			/*	OCIBE	*/
			unsigned ch		OVIE :1;	/*	OVIE	*/
		,	} BIT			/*		*/
		}	TIE	R ;		/*		*/
	union						TCSR	*/
			ed char BYTE	;		/*	Byte Access	*/
		struct	ł			/*	Bit Access	*/

Rev. 2.0, 11/01, page 132 of 358
unsigned char ICFA :1;	/*	ICFA	*/
unsigned char ICFB :1;	/*	ICFB	*/
unsigned char ICFC :2;	/*	ICFC	*/
unsigned char ICFD :1;	/*	ICFD	*/
unsigned char OCFA :1;	/*	OCFA	*/
unsigned char OCFB :1;	/*	OCFB	*/
unsigned char OVF :1;	/*	OVF	*/
unsigned char CCLRA:1;	/*	CCLRA	*/
} BIT;	/*		*/
} TCSR;	/*		*/
unsigned int FRC;	/*	FRC	*/
unsigned int OCRA;	/*	OCRA or OCRB	*/
union {	/*	TCR	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char IEDGA:1;	/*	IEDGA	*/
unsigned char IEDGB:1;	/*	IEDGB	*/
unsigned char IEDGC:1;	/*	IEDGC	*/
unsigned char IEDGD:1;	/*	IEDGD	*/
unsigned char BUFEA:1;	/*	BUFEA	*/
unsigned char BUFEB:1;	/*	BUFEB	*/
unsigned char CKS :2;	/*	CKS	*/
} BIT;	/*		*/
} TCR;	/*		*/
union {	/*	TOCR	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char ICRDMS:1;	/*	ICRDMS	*/
unsigned char OCRAMS:1;	/*	OCRAMS	*/
unsigned char ICRS :1;	/*	ICRS	*/
unsigned char OCRS :1;	/*	OCRS	*/
unsigned char OEA :1;	/*	OEA	*/
unsigned char OEB :1;	/*	OEB	*/
unsigned char OLVLA :1;	/*	OLVLA	*/
unsigned char OLVLB :1;	/*	OLVLB	*/
} BIT;	/*		*/
} TOCR;	/*		*/

# Renesas

uns	signed int	ICRA;	/*	ICRA or OCRAR	*/
uns	signed int	ICRB;	/*	ICRB or OCRAF	*/
uns	signed int	ICRC;	/*	ICRC or OCRDM	*/
uns	signed int	ICRD;	/*	ICRD	*/
};			/*		*/
union un_pwmx {			/*	struct PWMX	*/
st	truct {		/*		*/
	union {		/*	DACR	*/
	unsigned cha	r BYTE;	/*	Byte Access	*/
	struct {		/*	Bit Access	*/
	unsig	ned char TEST	:1; /*	TEST	*/
	unsig	ned char PWME	:1; /*	PWME	*/
	unsig	ned char char	:2; /*		*/
	unsig	ned char char OEB	:1; /*	OEB	*/
	unsig	ned char char OEA	:1; /*	OEA	*/
	unsig	ned char char OS	:1; /*	OS	*/
	unsig	ned char char CKS	:1; /*	CKS	*/
	}	BIT;	/*		*/
	}	ST_DACR;	/*		*/
	char	wk[5];	/*		*/
	union {		/*	DACNT	*/
	unsigned int	WORD;	/*	Word Access	*/
	struct {		/*	Bit Access	*/
	unsig	ned int wk :15;	/*		*/
	unsig	ned int REGS: 1;	/*	REGS	*/
	}	BIT;	/*		*/
	}	ST_DACNT;	/*		*/
}		REGS1;	/*		*/
st	truct {		/*		*/
	union {		/*	DADRA	*/
	unsign	ed int WORD;	/*	Word Access	*/
	struct	{	/*	Bit Access	*/
		unsigned int wk :	14; /*		*/
		unsigned int CFS:	1; /*	CFS	*/
		} BIT;	/*		*/
	}	ST_DADRA;	/*		*/
cl	har	wk[4];	/*		*/

	unio	n {				/*	DADRB	*/
		unsig	ned int	WORD;		/*	Word Access	*/
		struc	t {			/*	Bit Access	*/
			unsigne	ed int	wk :14;	/*		*/
			unsigne	ed int	CFS : 1;	/*	CFS	*/
			unsigne	ed int	REGS: 1;	/*	REGS	*/
			}	BIT;		/*		*/
		}		ST_D	ADRB;	/*		*/
	}			REGS	0;	/*		*/
};						/*		*/
struct st_p1	{					/*	struct Pl	*/
	union	{				/*	P1PCR	* /
		unsign	ed char	BYTE;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigne	d char	B7:1;	/*	Bit 7	*/
			unsigne	d char	B6:1;	/*	Bit 6	*/
			unsigne	d char	B5:1;	/*	Bit 5	*/
			unsigne	d char	B4:1;	/*	Bit 4	*/
			unsigne	d char	в3:1;	/*	Bit 3	*/
			unsigne	d char	B2:1;	/*	Bit 2	*/
			unsigne	d char	B1:1;	/*	Bit 1	*/
			unsigne	d char	B0:1;	/*	Bit O	*/
			}	BIT;		/*		*/
		}		PCR;		/*		*/
	char			wk1[3	];	/*		*/
	unsig	ned cha	r	DDR;		/*	P1DDR	*/
	char			wk2;		/*		*/
	union	{				/*	P1DR	*/
		unsign	ed char i	BYTE;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigne	d char	в7:1;	/*	Bit 7	*/
			unsigne	d char	B6:1;	/*	Bit 6	*/
			unsigne	d char	B5:1;	/*	Bit 5	*/
			unsigne	d char	в4:1;	/*	Bit 4	*/
			unsigne	d char	в3:1;	/*	Bit 3	*/
			unsigne	d char	B2:1;	/*	Bit 2	*/
			unsigne	d char	B1:1;	/*	Bit 1	*/

Rev. 2.0, 11/01, page 135 of 358

			unsigned (	char	в0:1;	/*	Bit O	*/
			} в	IT;		/*		*/
		}	DI	R ;		/*		*/
};						/*		*/
struct st_p3	{					/*	struct P3	*/
	union	{				/*	P3PCR	*/
		unsign	ed char BY	TE;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned o	char	B7:1;	/*	Bit 7	*/
			unsigned (	char	B6:1;	/*	Bit 6	*/
			unsigned (	char	B5:1;	/*	Bit 5	*/
			unsigned (	char	B4:1;	/*	Bit 4	*/
			unsigned of	char	B3:1;	/*	Bit 3	*/
			unsigned of	char	B2:1;	/*	Bit 2	*/
			unsigned of	char	B1:1;	/*	Bit 1	*/
			unsigned of	char	B0:1;	/*	Bit O	*/
			} B1	IT;		/*		*/
		}	PC	CR;		/*		*/
	char		w}	k1[5]	;	/*		*/
	unsig	ned cha	r DI	DR;		/*	P3DDR	*/
	char		w}	k2;		/*		*/
	union	{				/*	P3DR	*/
		unsign	ed char BY	TE ;		/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned (	char	B7:1;	/*	Bit 7	*/
			unsigned (	char	B6:1;	/*	Bit 6	*/
			unsigned (	char	B5:1;	/*	Bit 5	*/
			unsigned of			/*	Bit 4	*/
			unsigned of	char	B3:1;	/*	Bit 3	*/
			unsigned (	char	B2:1;	/*	Bit 2	*/
								*/
			unsigned (			/*	Bit 1	
			unsigned o	char		/*	Bit 1 Bit 0	*/
			unsigned ( } Bi	char IT;		/* /*		*/ */
		}	unsigned ( } Bi	char		/* /* /*		*/ */ */
};		}	unsigned ( } Bi	char IT;		/* /* /* /*	Bit O	*/ */ */
}; struct st_p4		} ned cha	unsigned of B:	char IT;		/* /* /* /*		*/ */ */

Rev. 2.0, 11/01, page 136 of 358

	char	wk;	/*	*/
	union {		/* P4DR	*/
	unsigned ch	ar BYTE;	/* Byte Access	*/
	struct {		/* Bit Access	*/
	unsi	gned char B7:1;	/* Bit 7	*/
	unsi	gned char B6:1;	/* Bit 6	*/
	unsi	gned char B5:1;	/* Bit 5	*/
	unsi	gned char B4:1;	/* Bit 4	*/
	unsi	gned char B3:1;	/* Bit 3	*/
	unsi	gned char B2:1;	/* Bit 2	*/
	unsi	gned char Bl:1;	/* Bit 1	*/
	unsi	gned char B0:1;	/* Bit 0	*/
	}	BIT;	/*	*/
	}	DR;	/*	*/
};			/*	*/
struct st_p	5 {		/* struct P5	*/
	unsigned ch	har DDR;	/* P5DDR	*/
	char	włc ;	/*	*/
	union {		/* P5DR	*/
	unsig	ned char BYTE;	/* Byte Access	*/
	unsig struc		/* Byte Access /* Bit Access	
		rt {	/* Bit Access	*/
		unsigned char wk:5;	/* Bit Access /* Bit 7-3	*/ */
		unsigned char wk:5; unsigned char B2:1;	/* Bit Access /* Bit 7-3 /* Bit 2	*/ */ */
		unsigned char wk:5; unsigned char B2:1; unsigned char B1:1;	/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1	* / * / * / * /
		<pre>t {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0</pre>	*/ */ */ */
};	struc	<pre>t {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     BIT;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /*</pre>	* / * / * / * / * /
}; struct st_p	struc	<pre>t {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     BIT;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /*</pre>	*/ */ */ */ */
	struc } 6 { unsigned ch	<pre>t {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     BIT;     DR; ar DDR;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR</pre>	*/ */ */ */ */
	struc } 6 { unsigned ch char	<pre>st {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;         BIT;         DR;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* struct P6 /* P6DDR /*</pre>	*/ */ */ */ */ */
	struc } 6 { unsigned ch char union {	<pre>st {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     BIT;     DR;     mar DDR;     wk1;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR /* /* P6DR</pre>	*/ */ */ */ */ */ */ */
	struc } 6 { unsigned ch char union { unsig	<pre>st {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     } BIT;     DR;     Mar DDR;     wk1; med char BYTE;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR /* /* P6DR /* Byte Access</pre>	*/ */ */ */ */ */ */
	struc } 6 { unsigned ch char union {	<pre>st {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     } BIT;     DR;     Mar DDR;     wk1; med char BYTE; st {</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR /* /* P6DR /* Byte Access /* Bit Access</pre>	* / * / * / * / * / * / * / * / * /
	struc } 6 { unsigned ch char union { unsig	<pre>t {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     } BIT;     DR;     Mar DDR;     wk1; med char BYTE; tt {     unsigned char B7:1;</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR /* /* /* P6DR /* Bit Access /* Bit Access /* Bit 7</pre>	*/ */ */ */ */ */ */ */
	struc } 6 { unsigned ch char union { unsig	<pre>st {     unsigned char wk:5;     unsigned char B2:1;     unsigned char B1:1;     unsigned char B0:1;     } BIT;     DR;     Mar DDR;     wk1; med char BYTE; st {</pre>	<pre>/* Bit Access /* Bit 7-3 /* Bit 2 /* Bit 1 /* Bit 0 /* /* /* /* /* /* struct P6 /* P6DDR /* /* P6DR /* Byte Access /* Bit Access</pre>	* / * / * / * / * / * / * / * / * /

Rev. 2.0, 11/01, page 137 of 358

		unsigned	char	B4:1;	/*	Bit 4	*/
		unsigned	char	B3:1;	/*	Bit 3	*/
		unsigned	char	B2:1;	/*	Bit 2	*/
		unsigned	char	B1:1;	/*	Bit 1	*/
		unsigned	char	B0:1;	/*	Bit 0	*/
		} в	IT;		/*		*/
	}	D	R;		/*		*/
char		w	k2[54	1];	/*		*/
unior	1 {				/*	P6PCR	*/
	unsign	ed char BY	TE;		/*	Byte Access	*/
	struct	{			/*	Bit Access	*/
		unsigned	char	B7:1;	/*	Bit 7	*/
		unsigned	char	B6:1;	/*	Bit 6	*/
		unsigned	char	B5:1;	/*	Bit 5	*/
		unsigned	char	в4:1;	/*	Bit 4	*/
		unsigned	char	B3:1;	/*	Bit 3	*/
		unsigned	char	B2:1;	/*	Bit 2	*/
		unsigned	char	B1:1;	/*	Bit 1	* /
		unsigned	char	в0:1;	/*	Bit O	* /
		} В	IT;		/*		*/
	}	P	CR;		/*		*/
};					/*		*/
struct st_p7 {					/*	struct P7	* /
unior	ı {				/*	P7PIN	*/
	unsign	ed char BY	TE;		/*	Byte Access	*/
	struct	{			/*	Bit Access	*/
		unsigned	char	B7:1;	/*	Bit 7	* /
		unsigned	char	B6:1;	/*	Bit 6	* /
		unsigned	char	B5:1;	/*	Bit 5	*/
		unsigned	char	B4:1;	/*	Bit 4	*/
		unsigned	char	B3:1;	/*	Bit 3	*/
		unsigned	char	B2:1;	/*	Bit 2	*/
		unsigned	char	B1:1;	/*	Bit 1	* /
		unsigned	char	B0:1;	/*	Bit O	* /
		1 -	IT;		/*		*/
		} В	11/				
};	}	-	IN;		/* /*		*/

Rev. 2.0, 11/01, page 138 of 358

struct st_p8 {	/* struct P8 */	/
unsigned char DDR;	/* P8DDR */	/
char wk;	/* */	/
union {	/* P8DR */	/
unsigned char BYTE;	/* Byte Access */	/
struct {	/* Bit Access */	/
unsigned char wk:1;	/* Bit 7 */	/
unsigned char B6:1;	/* Bit 6 */	/
unsigned char B5:1;	/* Bit 5 */	/
unsigned char B4:1;	/* Bit 4 */	/
unsigned char B3:1;	/* Bit 3 */	/
unsigned char B2:1;	/* Bit 2 */	/
unsigned char B1:1;	/* Bit 1 */	/
unsigned char B0:1;	/* Bit 0 */	/
} BIT;	/* */	/
} DR;	/* */	/
};	/* */	/
<pre>struct st_p9 {</pre>	/* struct P9 */	/
unsigned char DDR;	/* P9DDR */	/
union {	/* P9DR */	/
unsigned char BYTE;	/* Byte Access */	/
struct {	/* Bit Access */	/
unsigned char B7:1;	/* Bit 7 */	/
unsigned char B6:1;	/* Bit 6 */	/
unsigned char B5:1;	/* Bit 5 */	/
unsigned char B4:1;	/* Bit 4 */	/
unsigned char B3:1;	/* Bit 3 */	/
unsigned char B2:1;	/* Bit 2 */	/
unsigned char Bl:1;	/* Bit 1 */	/
unsigned char B0:1;	/* Bit 0 */	/
} BIT;	/* */	/
} DR;	/* */	/
};	/* */	/
<pre>struct st_bsc {</pre>	/* struct BSC */	/
union {	/* BCR */	/
unsigned char BYTE;	/* Byte Access */	/
struct {	/* Bit Access */	/

			unsigned char	ICIS1	:1;	/*	ICIS1	*/
			unsigned char	ICIS0	:1;	/*	ICIS0	*/
			unsigned char	BRSTRM	1:1;	/*	BRSTRM	*/
			unsigned char	BRSTS1	:1;	/*	BRSTS1	*/
			unsigned char	BRSTSO	:1;	/*	BRSTS0	*/
			unsigned char		:1;	/*		*/
			unsigned char	IOS	:2;	/*	IOS	*/
			} BIT;			/*		*/
		}	BCR;			/*		*/
	union	{				/*	WSCR	*/
		unsigne	ed char BYTE;			/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned char	RAMS:1	;	/*	RAMS	*/
			unsigned char	RAM0:1	;	/*	RAM0	*/
			unsigned char	ABW :1	.;	/*	ABW	*/
			unsigned char	AST :1	.;	/*	AST	*/
			unsigned char	WMS :2	1;	/*	WMS	*/
			unsigned char	WC :2	1;	/*	WC	*/
			} BIT;			/*		*/
		}	WSCR;			/*		*/
};						/*		*/
struct st_tmr	{					/*	struct TMR	*/
	union	{				/*	TCR0	*/
		unsigne	ed char BYTE;			/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned char	CMIEB:	1;	/*	CMIEB	*/
			unsigned char	CMIEA:	1;	/*	CMIEA	*/
			unsigned char	OVIE :	1;	/*	OVIE	*/
			unsigned char	CCLR :	2;	/*	CCLR	*/
			unsigned char	CKS :	3;	/*	CKS	*/
			} BIT;			/*		*/
		}	TCR0;			/*		*/
	union	{				/*	TCR1	*/
		unsigne	ed char BYTE;			/*	Byte Access	*/
		struct	{			/*	Bit Access	*/
			unsigned char	CMIEB:	1;	/*	CMIEB	*/
			unsigned char	CMIEA:	1;	/*	CMIEA	*/

unsigned char OVIE :1;	/*	OVIE	*/
unsigned char CCLR :2;	/*	CCLR	*/
unsigned char CKS :3;	/*	CKS	*/
} BIT;	/*		*/
} TCR1;	/*		*/
union {	/*	TCSR0	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char CMFB:1;	/*	CMFB	*/
unsigned char CMFA:1;	/*	CMFA	*/
unsigned char OVF :1;	/*	OVF	*/
unsigned char ADTE:1;	/*	ADTE	*/
unsigned char OS :4;	/*	OS	*/
} BIT;	/*		*/
} TCSR0;	/*		*/
union {	/*	TCSR1	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char CMFB:1;	/*	CMFB	*/
unsigned char CMFA:1;	/*	CMFA	*/
unsigned char OVF :1;	/*	OVF	*/
unsigned char :1;	/*		*/
unsigned char OS :4;	/*	OS	*/
} BIT;	/*		*/
} TCSR1;	/*		*/
unsigned int TCORA;	/*	TCORA	*/
unsigned int TCORB;	/*	TCORB	*/
unsigned int TCNT;	/*	TCNT	*/
};	/*		*/
<pre>struct st_tmr0 {</pre>	/*	struct TMR0	*/
union {	/*	TCR	*/
unsigned char BYTE;	/*	Byte Access	*/
struct {	/*	Bit Access	*/
unsigned char CMIEB:1;	/*	CMIEB	*/
unsigned char CMIEA:1;	/*	CMIEA	*/
unsigned char OVIE :1;	/*	OVIE	*/
unsigned char CCLR :2;	/*	CCLR	*/

Rev. 2.0, 11/01, page 141 of 358

		unsigne	ed char	CKS :3;	/*	CKS	*/
		}	BIT;		/*		*/
	}		TCR;		/*		*/
	char		wk;		/*		*/
	union {				/*	TCSR	*/
	unsig	ned char	BYTE;		/*	Byte Access	*/
	struc	t {			/*	Bit Access	*/
		unsigne	ed char	CMFB:1;	/*	CMFB	*/
		unsigne	ed char	CMFA:1;	/*	CMFA	*/
		unsigne	ed char	OVF :1;	/*	OVF	*/
		unsigne	ed char	ADTE:1;	/*	ADTE	*/
		unsigne	ed char	OS :4;	/*	OS	*/
		}	BIT;		/*		*/
	}		TCSR;		/*		*/
	char		wk2;		/*		*/
	unsigned ch	ar	TCORA;		/*	TCORA	*/
	char		wk3;		/*		*/
	unsigned ch	ar	TCORB;		/*	TCORB	*/
	char		wk4;		/*		*/
	unsigned ch	ar	TCNT;		/*	TCNT	*/
};					/*		*/
struct st_tmrl	{				/*	struct TMR1	*/
	union {				/*	TCR	*/
	unsig	ned char	BYTE;		/*	Byte Access	*/
	struc	t {			/*	Bit Access	*/
		unsigne	ed char	CMIEB:1;	/*	CMIEB	*/
		unsigne	ed char	CMIEA:1;	/*	CMIEA	* /
		unsigne	ed char	OVIE :1;	/*	OVIE	*/
		unsigne	ed char	CCLR :2;	/*	CCLR	*/
		unsigne	ed char	CKS :3;	/*	CKS	*/
		}	BIT;		/*		*/
	}		TCR;		/*		*/
	char		wk1;		/*		*/
	union {					TCSR	*/
	unsig	ned char	BYTE;		/*	Byte Access	*/
	struc	t {			/*	Bit Access	*/
		unsigne	ed char	CMFB:1;	/*	CMFB	*/

## Rev. 2.0, 11/01, page 142 of 358

	unsign	ed char CMFA:1;	/*	CMFA	*/
	unsign	ed char OVF :1;	/*	OVF	*/
	unsign	ed char :1;	/*		*/
	unsign	ed char OS :4;	/*	OS	*/
	}	BIT;	/*		*/
	}	TCSR;	/*		*/
	char	wk2;	/*		*/
	unsigned char	TCORA;	/*	TCORA	*/
	char	wk3;	/*		*/
	unsigned char	TCORB;	/*	TCORB	*/
	char	wk4;	/*		*/
	unsigned char	TCNT;	/*	TCNT	*/
};			/*		*/
struct st_tmrx	{		/*	struct TMRX	*/
	union {		/*	TCR	*/
	unsigned char	BYTE;	/*	Byte Access	*/
	struct {		/*	Bit Access	*/
	unsign	ed char CMIEB:1;	/*	CMIEB	*/
	unsign	ed char CMIEA:1;	/*	CMIEA	*/
	unsign	ed char OVIE :1;	/*	OVIE	*/
	unsign	ed char CCLR :2;	/*	CCLR	*/
	unsign	ed char CKS :3;	/*	CKS	*/
	}	BIT;	/*		*/
	}	TCR;	/*		*/
	union {		/*	TCSR	*/
	unsigned char	BYTE;	/*	Byte Access	*/
	struct {		/*	Bit Access	*/
	unsign	ed char CMFB:1;	/*	CMFB	*/
	unsign	ed char CMFA:1;	/*	CMFA	*/
	unsign	ed char OVF :1;	/*	OVF	*/
	unsign	ed char ICF :1;	/*	ICF	*/
	unsign	ed char OS :4;	/*	OS	*/
	}	BIT;	/*		*/
	}	TCSR;	/*		*/
	unsigned char	TICRR;	/*	TICRR	*/
	unsigned char	TICRF;	/*	TICRF	*/
	unsigned char	TCNT;	/*	TCNT	*/

	unsigned char TCOR	RC; /*	TCORC */
	unsigned char TCOR	RA; /*	TCORA */
	unsigned char TCOR	RB; /*	TCORB */
};		/*	*/
struct st_tmry	{	/*	struct TMRY */
	union {	/*	TCR */
	unsigned char BYTE:	; /*	Byte Access */
	struct {	/*	Bit Access */
	unsigned cha	ar CMIEB:1; /*	CMIEB */
	unsigned cha	ar CMIEA:1; /*	CMIEA */
	unsigned cha	ar OVIE :1; /*	OVIE */
	unsigned cha	ar CCLR :2; /*	CCLR */
	unsigned cha	ar CKS :3; /*	CKS */
	} BIT;	. /*	*/
	} TCR;	/*	*/
	union {	/*	TCSR */
	unsigned char BYTE:	; /*	Byte Access */
	struct {	/*	Bit Access */
	unsigned cha	ar CMFB:1; /*	CMFB */
	unsigned cha	ar CMFA:1; /*	CMFA */
	unsigned cha	ar OVF :1; /*	OVF */
	unsigned cha	ar ICIE:1; /*	ICIE */
	unsigned cha	ar OS :4; /*	OS */
	} BIT;	/*	* /
	} TCSR	2; /*	* /
	unsigned char TCOR	RA; /*	TCORA */
	unsigned char TCOR	RB; /*	TCORB */
	unsigned char TCNT	?;	TCNT */
	union {	/*	TISR */
	unsigned char BYTE	; /*	Byte Access */
	struct {	/*	Bit Access */
	unsigned cha	ar wk:7; /*	* /
	unsigned cha	ar IS:1; /*	IS */
	} BIT;	/*	*/
	} TISR	λ; /*	* /
};		/*	* /
struct st_ad {		/*	struct A/D */

unsigned int DRA;	/* ADDRA */	
unsigned int DRB;	/* ADDRB */	
unsigned int DRC;	/* ADDRC */	
unsigned int DRD;	/* ADDRD */	
union {	/* ADCSR */	
unsigned char BYTE;	/* Byte Access */	
struct {	/* Bit Access */	
unsigned char ADF :1;	/* ADF */	
unsigned char ADIE:1;	/* ADIE */	
unsigned char ADST:1;	/* ADST */	
unsigned char SCAN:1;	/* SCAN */	
unsigned char CKS :1;	/* CKS */	
unsigned char CH :3;	/* CH */	
} BIT;	/* */	
} CSR;	/* */	
union {	/* ADCR */	
unsigned char BYTE;	/* Byte Access */	
struct {	/* Bit Access */	
unsigned char TRGS:2;	/* TRGS */	
} BIT;	/* */	
} CR;	/* */	
};	/* */	
<pre>struct st_da {</pre>	/* struct D/A */	
unsigned char DR0;	/* DADR0 */	
unsigned char DR1;	/* DADR1 */	
union {	/* DACR */	
unsigned char BYTE;	/* Byte Access */	
struct {	/* Bit Access */	
unsigned char DAOE1:1;	/* DA0E1 */	
unsigned char DAOE0:1;	/* DA0E0 */	
unsigned char DAE :1;	/* DAE */	
} BIT;	/* */	
} CR;	/* */	
};	/* */	
struct st_tc {	/* struct TC */	
union {	/* TCONRI */	
unsigned char BYTE;	/* Byte Access */	

## Rev. 2.0, 11/01, page 145 of 358

	struct	{	/*	Bit Access	*/
		unsigned char SIMOD:2;	/*	SIMOD	*/
		unsigned char SCONE:1;	/*	SCONE	*/
		unsigned char ICST :1;	/*	ICST	*/
		unsigned char HFINV:1;	/*	HFINV	*/
		unsigned char VFINV:1;	/*	VFINV	*/
		unsigned char HIINV:1;	/*	HIINV	*/
		unsigned char VIINV:1;	/*	VIINV	*/
		} BIT;	/*		*/
	}	TCONRI;	/*		*/
union	{		/*	TCONR0	*/
	unsigne	ed char BYTE;	/*	Byte Access	*/
	struct	{	/*	Bit Access	*/
		unsigned char HOE :1;	/*	HOE	*/
		unsigned char VOE :1;	/*	VOE	*/
		unsigned char CLOE :1;	/*	CLOE	*/
		unsigned char CBOE :1;	/*	CBOE	*/
		unsigned char HOINV :1;	/*	HOINV	*/
		unsigned char VOINV :1;	/*	VOINV	*/
		unsigned char CLOINV:1;	/*	CLOINV	*/
		unsigned char CBOINV:1;	/*	CBOINV	*/
		} BIT;	/*		*/
	}	TCONR0;	/*		*/
union	{		/*	TCONRS	*/
	unsigne	ed char BYTE;	/*	Byte Access	*/
	struct	{	/*	Bit Access	*/
		unsigned char TMRXY :1;	/*	TMRXY	*/
		unsigned char ISGENE:1;	/*	ISGENE	*/
		unsigned char HOMOD :2;	/*	HOMOD	*/
		unsigned char VOMOD :2;	/*	VOMOD	*/
		unsigned char CLMOD :2;	/*	CLMOD	*/
		} BIT;	/*		*/
	}	TCONRS;	/*		*/
union	{		/*	SEDGR	*/
	unsigne	ed char BYTE;	/*	Byte Access	*/
	struct	{	/*	Bit Access	*/
		unsigned char VEDG :1;	/*	VEDG	*/

# Rev. 2.0, 11/01, page 146 of 358

	unsigned char HEDG :1;	/*	HEDG	*/
	unsigned char CEDG :1;	/*	CEDG	*/
	unsigned char HFEDG:1;	/*	HFEDG	*/
	unsigned char VFEDG:1;	/*	VFEDG	*/
	unsigned char PREQF:1;	/*	PREQF	*/
	unsigned char IHI :1;	/*	IHI	*/
	unsigned char IVI :1;	/*	IVI	*/
	} BIT;	/*		*/
	} SEDGR;	/*		*/
};		/*		*/
#define KBCOMP	(*(volatile union un_kbcomp*)0xFFFEE4)	/* ]	KBCOMP Address	s */
#define IIC0	(*(volatile struct st_iic0 *)0xFFFFD8)	/*	IIC0 Address	*/
#define IIC1	(*(volatile struct st_iic1 *)0XFFFF88)	/*	IIC1 Address	*/
#define ICDR	EQU.ICE1.UN_ICDR	/*	ICDR Change	*/
#define ICMR	EQU.ICE1.UN_ICMR	/*	ICDR Change	*/
#define SAR	EQU.ICE0.UN_SAR	/* :	SAR Change	*/
#define SARX	EQU.ICE0.UN_SARX	/* :	SARX Change	*/
#define DDCSWR	(*(volatile union un_ddcswr*)0xFFFEE6)	/* ]	DDCSWR Addres	s */
#define INTC	(*(volatile struct st_intc *)0xFFFEE8)	/*	INTC Address	*/
#define DTC	(*(volatile struct st_dtc	/* ]	DTC Address	*/
#define FLASH	(*(volatile struct st_flash *)0xFFFF80)	/* ]	FLASH Address	*/
#define PWM	(*(volatile struct st_pwm *)0xFFFF82)	/* ]	PWM Address	*/
#define HIF	(*(volatile struct st_hif *)0xFFFF83)	/* 1	HIF Address	*/
#define HIF1	(*(volatile struct st_hifl *)0xFFFFF4)	/* I	HIF1 Address	*/
#define HIF2	(*(volatile struct st_hif2 *)0xFFFFFC)	/* I	HIF1 Address	*/
#define SBYCR	(*(volatile union un_sbycr *)0xFFFF84)	/* :	SBYCR Address	*/
#define LPWRCR	(*(volatile union un_lpwrcr*)0xFFFF85)	/* ]	LPWRCR Address	s */
#define MSTPCR	(*(volatile union un_mstpcr*)0xFFFF86)	/* I	MSTPCR Address	s */
#define STCR	(*(volatile union un_stcr *)0xFFFFC3)	/* :	STCR Address	*/
#define SYSCR	(*(volatile union un_syscr *)0xFFFFC4)	/* :	SYSCR Address	*/
#define MDCR	(*(volatile union un_mdcr *)0xFFFFC5)	/* I	MDCR Address	*/
#define SCI0	(*(volatile struct st_sci0 *)0xFFFFD8)	/* :	SCIO Address	*/
#define SCI1	(*(volatile struct st_scil *)0xFFFF88)	/* :	SCI1 Address	*/
#define SCI2	(*(volatile struct st_sci2 *)0xFFFFA0)	/* :	SCI2 Address	*/
#define FRT	(*(volatile struct st_frt *)0xFFFF90)	/* ]	FRT Address	*/
#define OCRB	OCRA	/* (	OCRB Change	*/
#define OCRAR	ICRA	/* (	OCRAR Change	*/

Rev. 2.0, 11/01, page 147 of 358

#define OCRAF	ICRB		/* OCRAF Change	* /
#define OCRDM	ICRC		/* OCRDM Change	* /
#define PWMX	(*(volatile union un_pwmx	*)OxFFFFA0)	/* PWMX Address	*/
#define DACR	REGS1.ST_DACR		/* DACR Change	* /
#define DACNT	REGS1.ST_DACNT		/* DACNT Change	*/
#define DADRA	REGS0.ST_DADRA		/* DADRA Change	* /
#define DADRB	REGS0.ST_DADRB		/* DADRB Change	*/
#define Pl	(*(volatile struct st_pl	*)OxFFFFAC)	/* Pl Address	*/
#define P2	(*(volatile struct st_p2	*)OxFFFFAD)	/* P2 Address	*/
#define P3	(*(volatile struct st_p3	*)Oxffffae)	/* P3 Address	*/
#define P4	(*(volatile struct st_p4	*)0xFFFFB5)	/* P4 Address	*/
#define P5	(*(volatile struct st_p5	*)OxFFFFB8)	/* P5 Address	*/
#define P6	(*(volatile struct st_p6	*)OxFFFFB9)	/* P6 Address	*/
#define P7	(*(volatile struct st_p7	*)OxFFFFBE)	/* P7 Address	*/
#define P8	(*(volatile struct st_p8	*)OxFFFFBD)	/* P8 Address	*/
#define P9	(*(volatile struct st_p9	*)OxFFFFCO)	/* P9 Address	*/
#define BSC	(*(volatile struct st_bsc	*)OxFFFFC6)	/* BSC Address	*/
#define TMR	(*(volatile struct st_tmr	*)OxFFFFC8)	/* TMR Address	*/
#define TMR0	(*(volatile struct st_tmr0	*)OxFFFFC8)	/* TMR0 Address	*/
#define TMR1	(*(volatile struct st_tmr1	*)OxFFFFC9)	/* TMR1 Address	*/
#define TMRX	(*(volatile struct st_tmrx	*)OxFFFFFO)	/* TMRX Address	*/
#define TMRY	(*(volatile struct st_tmry	*)OxFFFFFO)	/* TMRY Address	*/
#define AD	(*(volatile struct st_ad	*)OxFFFFEO)	/* A/D Address	*/
#define DA	(*(volatile struct st_da	*)OxFFFFF8)	/* D/A Address	*/
#define TC	(*(volatile struct st_tc	*)OxFFFFFC)	/* TC Address	*/
#define st_hif2	2 st_hif1		/*Change Struct HIF2	*/
#define st_p2	st_pl		/*Change Struct P2->P1	*/

#### 4.1.4 Description of the Inclusion of Assembler Files in C Language Programs

The technique of including assembler files in C language programs enables us, within a Clanguage program, to carry out such processes as initializing the contents of the stack by using assembly language. This technique is used in the program listings of the example applications.

The C-compiler (CH38.EXE) is unable to directly generate object files from assembly language. Assembling an assembly-language file, therefore, must generate the object file. The assembly-language file is generated by using the assembler (ASM38.EXE) with the correct code option. The file's name is "sub-file name.src".

The code option must be specified as "-c=a" to generate the object file for the CH38.EXE. Refer to the manual of the compiler for more details.

## 4.1.5 Description of the Linkage of Files

Figure 4.3 shows the submit-file used in the linkage process. The definition file for the vector table, definition file for the registers, and each task file is linked according to the information in the submit-file. Figure 4.3 shows an example of a submit-file.

input SMRxd, 2138vec	[1]
lib c : ¥ch38¥lib¥c8s26n.lib	
output SMRxd	
print SMRxd	[4]
start VECT(00000), P(01000), Bramerea(0E100) exit	[5]

- The object file versions of the definition file for the vector table (2138vec.obj) and task files (SMRxd.obj) are selected as the objects of the linkage.
- [2]: Specifies the library (c8s26n.lib) for the H8S/2600 in its normal mode.
- [3]: Specifies the object file's name (the output file is called SMRxd.abs).
- [4]: Specifies the map file's name (the output file is called SMRxd.map).
- [5]: Specifies the starting addresses (in this example, the vector (VECT) is allocated from H'0000, program (P) from H'1000, and data region that has not been initialized (Bramerea) from H'E100, respectively in this example).

## Figure 4.3 A submit-file

# 4.2 Single-Master Transmission

## 4.2.1 Specification

- Writes 10 bytes of data to the EEPROM (HN58X2408), using channel 0 of the I<sup>2</sup>C bus interface for the H8S/2138.
- The data is written to the memory area in the address range from H'00 to H'09 in the connected EEPROM that has a slave address of [1010000].
- The data written is [H'01, H'02, H'03, H'04, H'05, H'06, H'07, H'08, H'09, and H'0A].
- The device that is connected to the I<sup>2</sup>C bus of this system has a single-master configuration. Along with the one master device (H8S/2138), there is one slave device (EEPROM).
- The frequency of the transfer clock is 100 kHz.
- Figure 4.4 illustrates the connection of the H8S/2138 with the EEPROM.



Figure 4.4 Example of the connection of the H8S/2138 with the EEPROM

• Figure 4.5 shows the  $I^2C$  bus format used in the task example.



Figure 4.5 Transfer format used in the task example



#### 4.2.2 Description of the Operation





#### Figure 4.6 Single-Master Transmission Operation Principle

## 4.2.3 Description of the Software

## (1) Description of the Module

Table 4.1 describes the modules of this example task.

# Table 4.1Description of the modules

Module name	Label name	Functions
Main routine	main	Sets the stack pointer, and the MCU mode. Enables interrupts.
Initial setting	Intialize	Initial setting for the IIC0.
Single-master transmission	mst_trs	Uses single-master transmission to transmit 10-bytes of data to the EEPROM.
Setting the start condition	set_start	Sets the start condition.
Issuing the stop condition	set_stop	Issues the stop condition.
Transmission of the slave address + W	trs_slvadr_a0	Transmits the slave address of the EEPROM + W data (H'A0).
Transmission of the memory address of the EEPROM	trs_memadr	Transmits the memory address data of the EEPROM (H'00).

# (2) Description of the on-chip registers to be used

Table 4.2 describes the on-chip registers that are used in this example task.

Registers		Functions	Addresses	Settings	
ICDR0		Stores the data for transmission.	H'FFDE	_	
SAR0	FS	Sets the FSX bit in the SARX0, the SW bit in the DDCSWR, and the transfer format.	H'FFDF bit00		
SARX0	FSX	Sets the FS bit in the SAR0, the SW bit in the DDCSWR, and the transfer format.	H'FFDE bit	)1	
ICMR0	MLS	Sets the data transfer as in the MSB-first mode.	H'FFDF bit7	0	
	WAIT	Sets the continuous transfer of the data and acknowledge.	H'FFDF bite	80	
	CKS2	Set the frequency of the transfer clock to 100 kHz	H'FFDF	CKS2=1	
	to	by the combination of the values in bits CKS2 to CKS0 and the IICX0 bit in the STCR.	bit5 to	CKS1=0	
	CKS0 and the noxo bit in the STCR.	bit3	CKS0=1		
	BC2	Set the number of bits per frame for the subsequent	H'FFDF	BC2=0	
	to	transfer of data in the I <sup>2</sup> C bus format to nine.	bit2 to	BC1=0	
	BC0		bit0	BC0=0	
ICCR0	ICE	Selects the access control for the registers ICMR0, ICDR0/SAR and SARX. Selects the activation (SCL0/SDA0 have port functions) or non-activation of the I <sup>2</sup> C bus interface (the SCL/SDA pins are in the bus-driven state).	H'FFD8 bit7	7 0/1	
	IEIC	Disables the generation of interrupt requests by the $I^2C$ bus interface.	H'FFD8 bit6 0		
	MST	Uses the I <sup>2</sup> C bus interface in the master mode.	H'FFD8 bit5 1		
ICCR0	TRS	Uses the I <sup>2</sup> C bus interface in the transmission mode.	H'FFD8 bit4	1	
	ACKE	Ceases the continuous transfer if the acknowledge bit equals 1.	H'FFD8 bit3	31	
	BBSY	Determines whether or not the I <sup>2</sup> C bus is occupied. Uses the combination of the bits BBSY and SCP to issue the start or stop condition.	H'FFD8 bit2	2 0/1	
	IRIC	Detects the start condition. Judges the end of data transmission. Detects the condition that acknowledge = 1.	H'FFD8 bit1	0/1	
	SCP	Uses the combination of the bits SCP and BBSY to issue the start or stop condition.	H'FFD8 bit0	00	

Table 4.2Description of the on-chip registers

Registers		Functions	Addresses Settings		
ICSR0	ACKB	Stores the acknowledge data transmitted from the EEPROM.	H'FFD9 bit0 —		
STCR	IICX0	Sets the combination of values in the IICX0 bit and the bits CKS2 to CKS0 of the ICMR0 to make the frequency of the transfer clock 100 kHz.	H'FFC3 bit5	1	
	IICE	Enables access to the data register and control registers of the I <sup>2</sup> C bus interface by the CPU.	H'FFC3 bit4	1	
	FLSHE	Sets the control registers for the flash memory to their non-selected state.	H'FFC3 bit3	0	
DDCSWR	SWE	Inhibits automatic switching from format-less to $I^2C$ bus format for IIC channel 0.	H'FEE6 bit7	0	
	SW	Uses IIC channel 0 in the I <sup>2</sup> C bus format.	H'FEE6 bit6	0	
	IE	Inhibits an interrupt in automatic format switching.	H'FEE6 bit5	0	
	CLR3	Control initialization of the internal state of IIC0.	H'FEE6	CLR3=1	
	to		bit3 to	CLR2=1	
CLR0			bit0	CLR1=1	
				CLR0=1	
MSTPCRI	LMSTP7	Cancels module stop mode of SCI channel 0.	H'FF87 bit7	0	
	MSTP4	Cancels module stop mode of IIC channel 0.	H'FF87 bit4	0	
SCR0	CKE1, 0	Set the P52/SCK0/SCL0 pin to an I/O port.	H'FFDA	CKE1=0	
			bit1, 0	CKE0=0	
SMR0 C/A		Sets SCI0 operating mode to asynchronous mode.	H'FFD8 bit7	0	
SYSCR INTM1,			H'FFC4	INTM1=0	
		to control by bit 1.	bit5, 4	INTM0=0	
MDCR	MDS1, 0	Set MCU operating mode to mode 3 by latching the	H'FFC5	MDS1=1	
		input level of pins MD1 and MD0.	bit1, 0	MDS0=1	

# Table 4.2 Descriptions of Registers (cont)

# (3) Descriptions of variables

Table 4.3 shows the descriptions of variables in this task example.

## Table 4.3Descriptions of Variables

Variable	Function	Data Length	Initial Value	Used Module Name
dt_trs[0]	First-byte transmission data	1 byte	H'01	mst_trs
dt_trs[1]	Second-byte transmission data	1 byte	H'02	mst_trs
dt_trs[2]	Third-byte transmission data	1 byte	H'03	mst_trs
dt_trs[3]	Fourth-byte transmission data	1 byte	H'04	mst_trs
dt_trs[4]	Fifth-byte transmission data	1 byte	H'05	mst_trs
dt_trs[5]	Sixth-byte transmission data	1 byte	H'06	mst_trs
dt_trs[6]	Seventh-byte transmission data	1 byte	H'07	mst_trs
dt_trs[7]	Eighth-byte transmission data	1 byte	H'08	mst_trs
dt_trs[8]	Ninth-byte transmission data	1 byte	H'09	mst_trs
dt_trs[9]	Tenth-byte transmission data	1 byte	H'0A	mst_trs
i	Transmission-data counter	1 byte	H'00	mst_trs
dummy	MDCR read value	1 byte	_	main

# (4) Used RAM descriptions

RAM for other than variables is not used in this task example.

### 4.2.4 Flowchart

## (1) Main routine



### (2) Initial-setting subroutine



#### (3) Single-master transmission subroutine



Rev. 2.0, 11/01, page 159 of 358



(4) Subroutine that sets the start condition



(5) Subroutine that sets the stop condition



#### (6) Slave address + W transmission subroutine



#### (7) EEPROM memory address transmission subroutine



# 4.2.5 Program List

/******	* * * * * * * * * * * * *	***	* * * * * * * * * * * * *	****	
* H8S/2138 IIC bus app	plication no	ote		*	
* 1.Single master tr	ansmit to E	EPR	MC	*	
*	File name	:	SMTxd.c	*	
*	Fai	:	20MHz	*	
*	Mode	:	3	*	
******	* * * * * * * * * * * *	***	* * * * * * * * * * * * *	****/	
<pre>#include <stdio.h></stdio.h></pre>					
<pre>#include <machine.h></machine.h></pre>					
#include "2138s.h"					
/******	* * * * * * * * * * * *	***	* * * * * * * * * * * * *	****	
* Prototype				*	
*****	* * * * * * * * * * * *	***	* * * * * * * * * * * * *	****/	
<pre>void main(void);</pre>				/* ]	Main routine */
<pre>void initialize(void);</pre>				/*	IICO initialize */
<pre>void mst_trs(void);</pre>				/* ]	Master transmit to EEPROM */
<pre>void set_start(void);</pre>				/*	Start condition set */
<pre>void set_stop(void);</pre>				/*	Stop condition set */
void trs_slvadr_a0(void	i);			/*	Slave address + W data transmit */
<pre>void trs_memadr(void);</pre>				/* :	EEPROM memory address data transmit */
/*****	* * * * * * * * * * * * *	***	* * * * * * * * * * * * *	****	
* Data table				*	
*****	* * * * * * * * * * * * *	***	* * * * * * * * * * * * *	****/	
const unsigned char dt	_trs[10] =			/* '	Transmit data (10 byte) */
{					
0x01,				/*	lst transmit data */
0x02,				/*	2nd transmit data */
0x03,				/*	3rd tranmist data */
0x04,				/*	4th tranmist data */
0x05,				/*	5th tranmist data */
0x06,				/*	6th tranmist data */
0x07,				/*	7th tranmist data */
0x08,				/*	8th tranmist data */

Rev. 2.0, 11/01, page 162 of 358

```
/* 9th tranmist data */
   0x09,
   0x0a
                                           /* 10th tranmist data */
};
* main : Main routine
                                           *
void main(void)
#pragma asm
                                          ;Stack pointer initialize
      mov.l #h'f000,sp
#pragma endasm
{
   unsigned char dummy;
   dummy = MDCR.BYTE;
                                           /* MCU mode set */
   SYSCR.BYTE = 0x09;
                                           /* Interrupt control mode set */
                                           /* Initialize */
   initialize();
   set imask ccr(0);
                                           /* Interrupt enable */
   mst_trs();
                                           /* Master transmit to EPROM */
   while(1);
                                           /* End */
}
* initialize : IICO Initialize
void initialize(void)
{
   STCR.BYTE = 0 \times 00;
                                           /* FLSHE = 0 */
                                           /* SCI0 module stop mode reset */
   MSTPCR.BYTE.L = 0x7f;
   SCI0.SMR.BYTE = 0x00;
                                           /* SCL0 pin function set */
   SCI0.SCR.BYTE = 0x00;
   MSTPCR.BYTE.L = 0xef;
                                           /* IICO module stop mode reset */
   STCR.BYTE = 0x10;
                                           /* IICE = 1 */
   DDCSWR.BYTE = 0x0f;
                                           /* IIC bus format initialize */
   IICO.ICCR.BYTE = 0x01;
                                           /* ICE = 0 */
                                           /* FS = 0 */
   IICO.SAR.BYTE = 0x00;
                                           /* FSX = 1 */
   IICO.SARX.BYTE = 0x01;
```

```
IICO.ICCR.BYTE = 0x81;
                                              /* ICE = 1 */
    IICO.ICSR.BYTE = 0x00;
                                              /* ACKB = 0 */
                                              /* IICX0 = 1 */
   STCR.BYTE = 0x30;
   IICO.ICMR.BYTE = 0x28;
                                              /* Transfer rate = 100kHz */
   IICO.ICCR.BYTE = 0x89;
                                             /* IEIC = 0, ACKE = 1 */
}
* mst_trs : Master transmit to EEPROM
void mst_trs(void)
{
   unsigned char i;
                                             /* Tranmit data counter */
   while(IIC0.ICCR.BIT.BBSY == 1);
                                             /* Bus empty (BBSY=0) ? */
                                              /* Master transmit mode set */
   IICO.ICCR.BIT.MST = 1;
   IICO.ICCR.BIT.TRS = 1;
                                              /* MST = 1, TRS = 1 */
    set_start();
                                              /* Start condition set */
    trs slvadr a0();
                                              /* Slave address + W data transmit */
    if(IICO.ICSR.BIT.ACKB == 0)
    {
       trs_memadr();
                                             /* EEPROM memory address data transmit */
        if(IICO.ICSR.BIT.ACKB == 0)
        {
           for(i=0; i<10; i++)</pre>
            {
                IIC0.ICDR = dt_trs[i];
                                             /* Transmit data write */
                                             /* IRIC = 0 */
               IICO.ICCR.BIT.IRIC = 0;
                while(IIC0.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=1) ? */
               if(IIC0.ICSR.BIT.ACKB == 1)
                                             /* ACKB = 0 ? */
                {
                   break;
                                             /* ACKB = 1 */
                }
            }
```

```
}
  }
                                 /* Stop condition set */
  set_stop();
}
* set_start : Start condition set
void set_start(void)
{
  IIC0.ICCR.BIT.IRIC = 0;
                               /* IRIC = 0 */
  IIC0.ICCR.BYTE = 0xbc;
                                 /* Start condition set (BBSY=1,SCP=0) */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                 /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
void set_stop(void)
{
  IICO.ICCR.BYTE = 0xb8;
                                 /* Stop condition set (BBSY=0,SCP=0) */
                                 /* Bus empty (BBSY=0) ? */
  while(IIC0.ICCR.BIT.BBSY == 1);
}
* trs_slvadr_a0 : Slave addres + W data transmit *
void trs_slvadr_a0(void)
{
  IIC0.ICDR = 0xa0;
                                 /* Slave address + W data(H'A0) write */
  IICO.ICCR.BIT.IRIC = 0;
                                 /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                 /* Transmit end (IRIC=1) ? */
}
```

# 4.3 Single-Master Reception

# 4.3.1 Specifications

- The I<sup>2</sup>C bus interface of channel 0 in H8S/2138 is used to read 10-byte data from EEPROM (HN58X2408).
- The slave address of EEPROM to be connected is "1010000", and data is read from H'00 to H'09 of EEPROM memory addresses.
- Read data is stored in H'E100 to H'E1009 of RAM.
- Devices connected to the I<sup>2</sup>C bus of this system consist of a master device (H8S/2138) and a slave device (EEPROM) (single-master configuration).
- The frequency of a transmission clock is 100 kHz.
- Figure 4.7 shows the connection example of H8S/2138 and EEPROM.



Figure 4.7 Connection Example of H8S/2138 and EEPROM

• Figure 4.8 shows the I<sup>2</sup>C bus format used in this task example.

S SLA R/W A	MEA A S	SLA R/W A	DATA A	AP
	8	<u>7</u>   1   1 −	<u>- 8</u> -   <del>- 1 -</del>	A large state stat
- <u>1</u>		• 1 •	- 10	Number of transmission frames
Legend: S : Start condit SLA : EEPROM s R/W : Transmissio A : Acknowledg MEA : EEPROM m DATA : Reception c P : Stop conditi	lave address on/reception directio ge nemory address lata	n		

Figure 4.8 Transmission Format Used in this Task Example
# 4.3.2 **Operation Descriptions**

Figures 4.9 and 4.10 show the operation principle.



Figure 4.9 Single-Master Reception Operation Principle (1)

Rev. 2.0, 11/01, page 170 of 358



Figure 4.10 Single-Master Reception Operation Principle (2)

### Renesas

# 4.3.3 Software Descriptions

# (1) Descriptions of modules

Table 4.4 shows the descriptions of modules in this task example.

Table 4.4 D	escriptions	of Modules
-------------	-------------	------------

Module Name	Label Name	Function
Main routine	main	Sets stack pointer, sets MCU mode, and enables an interrupt.
Initial setting	intialize	Initially sets IIC0 and RAM area to be used.
Single master reception	mst_rec	Receives 10-byte data from EEPROM by single master reception.
Start condition issue	set_start	Issues start conditions.
Stop condition issue	set_stop	Issues stop conditions.
Slave address + W transmission	trs_slvadr_a0	Transmits slave address + W data (H'A0) of EEPROM.
Slave address + R transmission	trs_slvadr_a1	Transmits slave address + R data (H'A1) of EEPROM.
EEPROM memory address transmission	trs_memadr n	Transmits memory address data (H'00) of EEPROM.
Data reception	rec_data	Receives 10-byte data.

# (2) Descriptions of internal registers

Table 4.5 shows the descriptions of internal registers to be used in this task example.

Register		Function	Address	Set Value
ICDR0		Stores reception data.	H'FFDE	_
SAR0	FS	Sets transmission format by using bit FSX of SAR0 and bit SW of DDCSWR.	H'FFDF bit	00
SARX0	FSX	Sets transmission format by using bit FS of SAR0 and bit SW of DDCSWR.	H'FFDE bit	01
ICMR0	MLS	Sets data transmission by MSB-first.	H'FFDF bit	70
	WAIT	Sets whether waits are inserted between data and acknowledge.	H'FFDF bit	6 0/1
	CKS2	Set transmission clock frequency to 100 kHz by	H'FFDF	CKS2=1
	to	using bit IICX0 of STCR.	bit5 to	CKS1=0
	CKS0		bit3	CKS0=1
	BC2	Set 9 bits/frame to the number of bits of data to be	H'FFDF	BC2=0
	to	transmitted next in I <sup>2</sup> C bus format.	bit2 to	BC1=0
	BC0		bit0	BC0=0
ICCR0 ICE		Selects access control of registers ICMR0, ICDR0/SAR, and SARX, and I <sup>2</sup> C bus interface operation (port function for pin SCL0/SDA0)/non- operation (bus drive state for pin SCL/SDA).	H'FFD8 bit7 0/1	
	IEIC	Inhibits I <sup>2</sup> C bus interface interrupt requests.	H'FFD8 bite	<u> </u>
		Uses the I <sup>2</sup> C bus interface in master mode.	H'FFD8 bit	51
		Sets transmission/reception mode of the I <sup>2</sup> C bus interface.	H'FFD8 bit4 1/0	
	ACKE	Halts continuous transmission when the acknowledge bit is 1.	H'FFD8 bit3 1	
	BBSY	Confirms that the I <sup>2</sup> C bus is occupied or released, and issues start and stop conditions by using bit SCP.	H'FFD8 bit2	2 0/1
		Detects start conditions, decides data transmission end, and detects acknowledge = 1.	Detects start conditions, decides data transmission H'FFD8 bit1 0/ end, and detects acknowledge = 1.	
	SCP	Issues start and stop conditions by using bit BBSY.	. H'FFD8 bit0 0	
ICSR0	ACKB	Stores acknowledge received from EEPROM at transmission, and sets acknowledge to be transmitted to EEPROM at reception.	H'FFD9 bit(	)—

Table 4.5Descriptions of Registers

Register		Function	Address	Set Value
STCR IICX0		Sets transmission clock frequency to 100 kHz by using CKS2 to CKS0 of ICMR0.	H'FFC3 bit5 1	
	IICE	Enables CPU access to the data register and control register of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	1
	FLSHE	Sets a non-select state to the control register of flash memory.	H'FFC3 bit3	0
DDCSWR	SWE	Inhibits automatic switching from format-less to $l^2C$ bus format for IIC channel 0.	H'FEE6 bit7	0
	SW	Uses IIC channel 0 in the I <sup>2</sup> C bus format.	H'FEE6 bit6	0
	IE	Inhibits an interrupt in automatic format switching.	H'FEE6 bit5	0
	CLR3	Control initialization of the internal state of IIC0.	H'FEE6	CLR3=1
	to		bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRI	_MSTP7	Cancels module stop mode of SCI channel 0.	H'FF87 bit7	0
	MSTP4	Cancels module stop mode of IIC channel 0.	H'FF87 bit4	0
SCR0	CKE1, 0	Set the P52/SCK0/SCL0 pin to an I/O port.	H'FFDA	CKE1=0
			bit1, 0	CKE0=0
SMR0	SMR0 C/A Sets SCI0 operating mode to asynchronous mode.		H'FFD8 bit7	0
SYSCR	INTM1, 0	Set interrupt control mode of the interrupt controller	H'FFC4	INTM1=0
		to control by bit 1.	bit5, 4	INTM0=0
MDCR	MDS1, 0	Set MCU operating mode to mode 3 by latching the	H'FFC5	MDS1=1
		input level of pins MD1 and MD0.	bit1, 0	MDS0=1

# Table 4.5 Descriptions of Registers (cont)

# (3) Descriptions of variables

Table 4.6 shows the descriptions of variables in this task example.

# Table 4.6Descriptions of Variables

Variable	Function	Data Length	Initial Value	Used Module Name
dummy	MDCR read value	1 byte	_	Main
i	Transmission-data counter	1 byte	H'00	initialize rec_data

### (4) Used RAM descriptions

Table 4.7 shows the descriptions of used RAM in this task example.

### Table 4.7Descriptions of Used RAM

Label	Function	Data Length	Address	Used Module Name
dt_rec[i]	Stores received data	10 bytes	H'E100	initialize
			to	rec_data
			H'E109	

## 4.3.4 Flowchart

### (1) Main routine



## (2) Initial-setting subroutine



### (3) Single master reception subroutine



# (4) Subroutine that sets the start condition



### (5) Subroutine that sets the stop condition



### (6) Slave address + W transmission subroutine



### (7) Slave address + R transmission subroutine



### (8) EEPROM memory address transmission subroutine



### (9) Data reception subroutine





# 4.3.5 Program List

/*****	*********	***	******	*****	ł	
* H8S/2138 IIC bus app	plication no	ote		ł	ł	
* 2.Single master re	eceive from	EEP	ROM	ł	ł	
*	File name	:	SMRxd.c	ł	ł	
*	Fai	:	20MHz	ł	ł	
*	Mode	:	3	ł	ł	
*****	* * * * * * * * * * * *	***	******	*****	*/	
<pre>#include <stdio.h></stdio.h></pre>						
<pre>#include <machine.h></machine.h></pre>						
#include "2138s.h"						
/******	* * * * * * * * * * * * *	***	*******	*****	ł	
* Prototype				ł	ł	
* * * * * * * * * * * * * * * * * * * *	**********	***	*******	*****	• /	
<pre>void main(void);</pre>				/	/ *	Main routine */
<pre>void initialize(void);</pre>				/	/ *	RAM & IICO initialize */
<pre>void mst_rec(void);</pre>				/	/ *	Matser receive from EEPROM */
<pre>void set_start(void);</pre>				/	/*	Start condition set */
<pre>void set_stop(void);</pre>				/	/*	Stop condition set */
void trs_slvadr_a0(void	d);			/	/*	Slave address + W data transmit */
void trs_slvadr_al(void	d);			/	/*	Slave address + R data transmit */
<pre>void trs_memadr(void);</pre>				/	/*	EEPROM memory address data transmit */
<pre>void rec_data(void);</pre>				/	/*	10-byte data receive */
/********************	**********	***	********	*****	ł	
* RAM allocation				ł	ł	
*****	**********	***	********	*****	*/	
#pragma section ramares	a					
unsigned char dt_rec[1	0];			/	/*	Receive data store area */
/**************		***	*******	*****	ł	
* main : Main routine				ł	ł	
******	* * * * * * * * * * * *	***	******	*****	* /	
#pragma section						
void main(void)						

```
#pragma asm
mov.l #h'f000,sp
                                                 /* Stack pointer initialize */
#pragma endasm
{
    unsigned char dummy;
    dummy = MDCR.BYTE;
                                                /* MCU mode set */
    SYSCR.BYTE = 0x09;
                                                 /* Interrupt control mode set */
    initialize();
                                                /* Initialize */
    set imask ccr(0);
                                                /* Interrupt enable */
    mst_rec();
                                                 /* Master receive from EPROM */
                                                 /* End */
    while(1);
}
* initialize : RAM & IICO Initialize
void initialize(void)
{
    unsigned char i=0;
    for(i=0; i<10; i++)</pre>
                                                 /* Receive data store area initialize */
    {
        dt_rec[i] = 0x00;
    }
                                                /* IIC0 module initialize */
    STCR.BYTE = 0 \times 00;
                                                /* FLSHE = 0 */
    MSTPCR.BYTE.L = 0x7f;
                                                 /* SCIO module stop mode reset */
    SCI0.SMR.BYTE = 0x00;
                                                /* SCL0 pin function set */
    SCI0.SCR.BYTE = 0x00;
                                                /* IIC0 module stop mode reset */
    MSTPCR.BYTE.L = 0xef;
    STCR.BYTE = 0x10;
                                                 /* IICE = 1 */
    DDCSWR.BYTE = 0x0f;
                                                /* IIC bus format initialize */
    IICO.ICCR.BYTE = 0x01;
                                                /* ICE = 0 */
    IICO.SAR.BYTE = 0x00;
                                                /* FS = 0 */
    IICO.SARX.BYTE = 0x01;
                                                 /* FSX = 1 */
    IICO.ICCR.BYTE = 0x81;
                                                 /* ICE = 1 */
```

Rev. 2.0, 11/01, page 184 of 358

```
/* ACKB = 0 */
   IICO.ICSR.BYTE = 0x00;
   STCR.BYTE = 0x30;
                                          /* IICX0 = 1 */
                                          /* Transfer rate = 100kHz */
   IICO.ICMR.BYTE = 0x28;
                                          /* IEIC = 0, ACKE = 1 */
   IICO.ICCR.BYTE = 0x89;
}
* mst_rec : Master receive from EEPROM
void mst_rec(void)
{
   while(IIC0.ICCR.BIT.BBSY == 1);
                                          /* Bus empty (BBSY=0) ? */
                                          /* Mster transmit mode set */
   IICO.ICCR.BIT.MST = 1;
   IICO.ICCR.BIT.TRS = 1;
                                          /* MST = 1, TRS = 1 */
                                          /* Start condition set */
   set_start();
   trs_slvadr_a0();
                                          /* EEPROM slave address + W data transmit */
   if(IIC0.ICSR.BIT.ACKB == 0)
                                          /* ACKB = 0 ? */
   {
                                          /* EEPROM memory address data transmit */
       trs_memadr();
       if(IIC0.ICSR.BIT.ACKB == 0)
                                          /* ACKB = 0 ? */
       {
                                          /* Re-start condition set */
          set_start();
                                          /* EEPROM slave address + R data transmit */
          trs_slvadr_a1();
                                         /* ACKB = 0 ? */
          if(IIC0.ICSR.BIT.ACKB == 0)
           {
                                         /* Data recieve */
             rec_data();
           }
       }
   }
   set_stop();
}
* set_start : Start condition set
```

### RENESAS

Rev. 2.0, 11/01, page 185 of 358

```
void set_start(void)
{
   IICO.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
                                    /* Start condition set (BBSY=1,SCP=0) */
   IICO.ICCR.BYTE = 0xbc;
  while(IIC0.ICCR.BIT.IRIC == 0);
                                    /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
void set_stop(void)
{
                                    /* Stop condition set (BBSY=0,SCP=0) */
  IICO.ICCR.BYTE = 0xb8;
  while(IIC0.ICCR.BIT.BBSY == 1);
                                    /* Bus empty (BBSY=0) ? */
}
* trs_slvadr_a0 : Slave address + W data transmit *
void trs_slvadr_a0(void)
{
                                    /* Slave address + W data(H'A0) write */
  IICO.ICDR = 0xa0;
                                    /* IRIC = 0 */
   IICO.ICCR.BIT.IRIC = 0;
   while(IIC0.ICCR.BIT.IRIC == 0);
                                    /* Transmit end (IRIC=1) ? */
}
* trs_slvadr_a1 : Slave address + R data transmit *
void trs_slvadr_a1(void)
{
   IICO.ICDR = 0xal;
                                    /* Slave address + R data(H'A1) write */
  IICO.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                    /* Transmit end (IRIC=1) ? */
}
```

```
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
   IIC0.ICDR = 0 \times 00;
                                           /* EEPROM memory address data(H'00) write */
   IICO.ICCR.BIT.IRIC = 0;
                                           /* IRIC = 0 */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                           /* Transmit end (IRIC=1) ? */
}
* rec_data : 10-byte data receive
                                           *
void rec_data(void)
{
                                            /* Receive data counter initialize */
   unsigned char i=0;
   IIC0.ICCR.BIT.TRS = 0;
                                            /* Master transmit mode set (MST=1,TRS=0) */
   IICO.ICSR.BIT.ACKB = 0;
                                            /* ACKB = 0 */
                                            /* WAIT = 0 */
   IICO.ICMR.BIT.WAIT = 0;
   dt_rec[i] = IIC0.ICDR;
                                            /* Dummy read */
   IICO.ICCR.BIT.IRIC = 0;
                                           /* IRIC = 0 */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                           /* receive end (IRIC=1) ? */
   for(i=0; i<8; i++)</pre>
                                           /* 1st to 8th data receive */
    {
                                           /* Receive data read */
       dt_rec[i] = IIC0.ICDR;
       IICO.ICCR.BIT.IRIC = 0;
                                           /* IRIC = 0 */
      while(IIC0.ICCR.BIT.IRIC == 0);
                                           /* Receive end ? */
   }
   IICO.ICMR.BIT.WAIT = 1;
                                           /* WAIT = 1 */
   IIC0.ICSR.BIT.ACKB = 1;
                                           /* ACKB = 1 */
   dt_rec[i] = IIC0.ICDR;
                                           /* 9th receive data read */
                                           /* IRIC = 0 */
   IIC0.ICCR.BIT.IRIC = 0;
   while(IIC0.ICCR.BIT.IRIC == 0);
                                           /* Receive end (IRIC=1) ? */
```

}

# 4.4 One-Byte Data Transmission by Single-Master Transmission

# 4.4.1 Specifications

- The I<sup>2</sup>C bus interface of channel 0 in H8S/2138 is used to write 1-byte data to EEPROM (HN58X2408).
- The slave address of EEPROM to be connected is "1010000", and data is written to H'00 of EEPROM memory addresses.
- Devices connected to the I<sup>2</sup>C bus of this system consist of a master device (H8S/2138) and a slave device (EEPROM) (single master configuration).
- The frequency of a transmission clock is 100 kHz.
- Figure 4.11 shows the connection example of H8S/2138 and EEPROM.



Figure 4.11 Connection Example of H8S/2138 and EEPROM

• Figure 4.12 shows the I<sup>2</sup>C bus format used in this task example.

## Renesas



Figure 4.12 Transmission Format Used in this Task Example

### 4.4.2 **Operation Descriptions**

Figure 4.13 shows an operation principle.



# Figure 4.13 One-byte Data Transmission Operation Principle by Single Master Transmission

### Renesas

## 4.4.3 Software Descriptions

## (1) Descriptions of modules

Table 4.8 shows the descriptions of modules in this task example.

Module Name	Label Name	Function
Main routine	main	Sets stack pointer, sets MCU mode, and enables an interrupt.
Initial setting	Intialize	Initially sets IIC0.
Single master transmission	mst_trs	Transmits 1-byte data to EEPROM by single master transmission.
Start condition issue	set_start	Issues start conditions.
Stop condition issue	set_stop	Issues stop conditions.
Slave address + W transmission	trs_slvadr_a0	Transmits slave address + W data (H'A0) of EEPROM.
EEPROM memory address transmissior	trs_memadr า	Transmits memory address data (H'00) of EEPROM.

# (2) Descriptions of internal registers

Table 4.9 shows the descriptions of internal registers to be used in this task example.

Register		Function	Address	Set Value
ICDR0		Stores transmission data.	H'FFDE	—
SAR0	FS	Sets transmission format by using bit FSX of SAR0 and bit SW of DDCSWR.	H'FFDF bit	00
SARX0	FSX	Sets transmission format by using bit FS of SAR0 and bit SW of DDCSWR.	H'FFDE bi	t01
ICMR0	MLS	Sets data transmission by MSB-first.	H'FFDF bit	70
	WAIT	Sets continuous transmission of data and acknowledge.	H'FFDF bit	60
	CKS2	Set transmission clock frequency to 100 kHz by	H'FFDF	CKS2=1
	to	using bit IICX0 of STCR.	bit5 to	CKS1=0
	CKS0		bit3	CKS0=1
	BC2	Set 9 bits/frame to the number of bits of data to be	H'FFDF	BC2=0
	to transmitted next in I <sup>2</sup> C bus format.		bit2 to	BC1=0
	BC0		bit0	BC0=0
ICCR0 ICE		Selects access control of registers ICMR0, ICDR0/SAR, and SARX, and I <sup>2</sup> C bus interface operation (port function for pin SCL0/SDA0)/non- operation (bus drive state for pin SCL/SDA).	H'FFD8 bit7 0/1	
	IEIC	Inhibits I <sup>2</sup> C bus interface interrupt requests.	H'FFD8 bit	60
	MST	Uses the I <sup>2</sup> C bus interface in master mode.	H'FFD8 bit5 1	
ICCR0	CCR0 TRS Sets transmission mode of the I <sup>2</sup> C bus ir		H'FFD8 bit	4 1/0
ACKE		Halts continuous transmission when the acknowledge bit is 1.	H'FFD8 bit3 1	
	BBSY	Confirms that the I <sup>2</sup> C bus is occupied or released, and issues start and stop conditions by using bit SCP.	H'FFD8 bit	2 0/1
	IRIC	Detects start conditions, decides data transmission end, and detects acknowledge = 1.	H'FFD8 bit	1 0/1
	SCP	Issues start and stop conditions by using bit BBSY.	H'FFD8 bit	00
ICSR0	ACKB	Stores acknowledge transmitted from EEPROM.	H'FFD9 bit0 —	
STCR	IICX0	Sets transmission clock frequency to 100 kHz by using CKS2 to CKS0 of ICMR0.	H'FFC3 bit5 1	
	IICE	Enables CPU access to the data register and control register of the I <sup>2</sup> C bus interface.	H'FFC3 bit4 1	
	FLSHE	Sets a non-select state to the control register of flash memory.	H'FFC3 bit	30

# Table 4.9 Descriptions of Registers

Register		Function	Address	Set Value
DDCSWR SWE		Inhibits automatic switching from format-less to $I^2C$ bus format for IIC channel 0.	H'FEE6 bit7	0
	SW	Uses IIC channel 0 in the I <sup>2</sup> C bus format.	H'FEE6 bite	0
	IE	Inhibits an interrupt in automatic format switching.	H'FEE6 bit5	0
	CLR3	Control initialization of the internal state of IIC0.	H'FEE6	CLR3=1
	to		bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRL	MSTP7	Cancels module stop mode of SCI channel 0.	H'FF87 bit7	0
MSTP4		Cancels module stop mode of IIC channel 0.	H'FF87 bit4	0
SCR0 CKE1,0		Sets the P52/SCK0/SCL0 pin to an I/O port.	H'FFDA	CKE1=0
			bit1,0	CKE0=0
SMR0 C/A		Sets SCI0 operating mode to asynchronous mode.	H'FFD8 bit7	0
SYSCR	INTM1,0	,0 Set interrupt control mode of the interrupt controller	H'FFC4	INTM1=0
		to control by bit 1.	bit5,4	INTM0=0
MDCR	MDS1,0	Set MCU operating mode to mode 3 by latching the	H'FFC5	MDS1=1
		input level of pins MD1 and MD0.	bit1,0	MDS0=1

# Table 4.9 Descriptions of Registers (cont)

# (3) Descriptions of variables

Table 4.10 shows the descriptions of variables in this task example.

# Table 4.10 Descriptions of Variables

Variable	Function	Data Length	Initial Value	Used Module Name
dt_trs	One-byte transmission data	1 byte	H'38	mst_trs
dummy	MDCR read value	1 byte	_	main

# (4) Used RAM descriptions

RAM for other than variables is not used in this task example.

## 4.4.4 Flowchart

## (1) Main routine



## (2) Initial-setting subroutine



### (3) Single master transmission subroutine



### (4) Subroutine that sets the start condition



### (5) Subroutine that sets the stop condition



### (6) Slave address + W transmission subroutine



### (7) EEPROM memory address transmission subroutine



### 4.4.5 Program List

```
* H8S/2138 IIC bus application note
                                   *
 3.Single master transmit 1byte data to EEPROM *
*
                                 *
               File name : BYTxd.c
*
                    : 20MHz
               Fai
                                    *
                      : 3
               Mode
                                    *
#include <stdio.h>
#include <machine.h>
#include "2138s.h"
* Prototype
void main(void);
                                    /* Main routine */
void initialize(void);
                                    /* IICO initialize */
                                    /* Master transmit to EEPROM */
void mst_trs(void);
                                    /* Start condition set */
void set_start(void);
void set_stop(void);
                                    /* Stop condition set */
void trs_slvadr_a0(void);
                                    /* Slave address + W data transmit */
void trs_memadr(void);
                                    /* EEPROM memory address data transmit */
unsigned char dt_trs = 0x38;
                                    /* Transmit data (1byte) */
* main : Main routine
                                     *
void main(void)
#pragma asm
     mov.l #h'f000,sp
                                   ;Stack pointer initialize
#pragma endasm
{
   unsigned char dummy;
   dummy = MDCR.BYTE;
                                    /* MCU mode set */
```

```
SYSCR.BYTE = 0x09;
                                            /* Interrupt control mode set */
   initialize();
                                            /* Initialize */
   set_imask_ccr(0);
                                            /* Interrupt enable */
   mst_trs();
                                            /* Master transmit to EPROM */
                                            /* End */
   while(1);
}
* initialize : IICO initialize
void initialize(void)
{
   STCR.BYTE = 0x00;
                                            /* FLSHE = 0 */
   MSTPCR.BYTE.L = 0x7f;
                                            /* SCIO module stop mode reset */
   SCI0.SMR.BYTE = 0x00;
                                            /* SCL0 pin function set */
   SCI0.SCR.BYTE = 0x00;
                                            /* IICO module stop mode reset */
   MSTPCR.BYTE.L = 0xef;
   STCR.BYTE = 0 \times 10;
                                            /* IICE = 1 */
   DDCSWR.BYTE = 0 \times 0 f;
                                            /* IIC bus format initialize */
                                            /* ICE = 0 */
   IICO.ICCR.BYTE = 0x01;
   IICO.SAR.BYTE = 0x00;
                                            /* FS = 0 */
                                            /* FSX = 1 */
   IICO.SARX.BYTE = 0x01;
                                            /* ICE = 1 */
   IICO.ICCR.BYTE = 0x81;
   IICO.ICSR.BYTE = 0x00;
                                            /* ACKB = 0 */
   STCR.BYTE = 0x30;
                                            /* IICX0 = 1 */
   IICO.ICMR.BYTE = 0x28;
                                            /* Transfer rate = 100kHz */
   IICO.ICCR.BYTE = 0x89;
                                            /* IEIC = 0, ACKE = 1 */
}
* mst_trs : Master transmit to EEPROM
void mst_trs(void)
{
   while(IIC0.ICCR.BIT.BBSY == 1);
                                           /* Bus empty (BBSY=0) ? */
   IICO.ICCR.BIT.MST = 1;
                                            /* Master transmit mode set */
```

### RENESAS

### Rev. 2.0, 11/01, page 201 of 358

```
/* MST = 1, TRS = 1 */
   IICO.ICCR.BIT.TRS = 1;
   set_start();
                                      /* Start condition set */
   trs_slvadr_a0();
                                      /* Slave address + W data transmit */
   if (IICO.ICSR.BIT.ACKB == 0)
   {
      trs_memadr();
                                     /* EEPROM memory address data transmit */
      if (IICO.ICSR.BIT.ACKB == 0)
      {
         IIC0.ICDR = dt_trs; /* 1 byte data transmit */
         IIC0.ICCR.BIT.IRIC = 0;
                                     /* IRIC = 0 */
        while(IIC0.ICCR.BIT.IRIC == 0); /* transmit end (IRIC=1) ? */
      }
   }
   set_stop();
                                     /* Stop condition set */
}
* set_start : Start condition set
void set_start(void)
{
   IICO.ICCR.BYTE = 0xbc;
                                     /* Start condition set (BBSY=1,SCP=0) */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                     /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
void set_stop(void)
{
                                     /* Stop condition set (BBSY=0,SCP=0) */
   IICO.ICCR.BYTE = 0xb8;
  while(IIC0.ICCR.BIT.BBSY == 1);
                                     /* Bus empty (BBSY=0) ? */
}
```

```
* trs_slvadr_a0 : Slave address + W data transmit *
void trs_slvadr_a0(void)
{
                                   /* Slave address + W data(H'A0) write */
  IIC0.ICDR = 0xa0;
  IICO.ICCR.BIT.IRIC = 0;
                                   /* IRIC = 0 */
                                   /* Transmit end (IRIC=1) ? */
  while(IIC0.ICCR.BIT.IRIC == 0);
}
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
  IICO.ICDR = 0x00;
                                   /* EEPROM memory address data(H'00) write */
  IICO.ICCR.BIT.IRIC = 0;
                                   /* IRIC = 0 */
                                   /* Transmit end (IRIC=1) ? */
  while(IIC0.ICCR.BIT.IRIC == 0);
}
```

# 4.5 One-Byte Data Reception by Single-Master Reception

# 4.5.1 Specifications

- One-byte data is read from EEPROM (HN58X2408) using channel 0 of the I<sup>2</sup>C bus interface in the H8S/2138.
- The slave address of EEPROM to be connected is 1010000, and data in address H'00 of the EEPROM memory address is read.
- Data to be read is stored at address H'E100 in RAM.
- The device connected to the I<sup>2</sup>C bus in this system is a single-master configuration—one master device (H8S/2138) and one slave device (EEPROM).
- The transfer clock frequency is 100 kHz.
- Figure 4.14 shows an example of the H8S/2138 and EEPROM connection.



Figure 4.14 Example of H8S/2138 and EEPROM Connection

• Figure 4.15 shows the I<sup>2</sup>C bus format used in this task example.


Figure 4.15 Transfer Format Used in This Task Example

## 4.5.2 **Operation Description**

Figure 4.16 shows the operation principle.



### Figure 4.16 Principle of Reception Operation in One-Byte Data by Single-Master Reception

Rev. 2.0, 11/01, page 206 of 358

## 4.5.3 Software Description

## (1) Module Description

Table 4.11 describes the module in this task example.

Module Name	Label Name	Function
Main routine	main	Sets stack pointer and MCU mode, and enables interrupts.
Initial setting	initialize	Initial settings of using RAM area and IIC0.
Single-master reception	mst_rec	Receives one-byte data from EEPROM by single-master reception.
Start condition issuance	set_start	Issues start condition.
Stop condition issuance	set_stop	Issues stop condition.
Slave address + W transmission	trs_slvadr_a0	Transmits slave address + W data (H'A0) in EEPROM.
Slave address + R transmission	trs_slvadr_a1	Transmits slave address + R data (H'A1) in EEPROM.
EEPROM memory address transmissio	trs_memadr n	Transmits memory address data (H'00) in EEPROM.
Data reception	rec_data	Receives one-byte data.

## Table 4.11 Module Description

## (2) On-Chip Register Description

Table 4.12 describes the on-chip register in this task example.

Register Function		Address	Setting Value	
ICDR0		Stores transmission/reception data.	H'FFDE	
SAR0	FS	Sets transfer format with the FSX bit in SARX0 and the SW bit in DDCSWR.	d H'FFDF bit00	
SARX0	FSX	Sets transfer format with the FS bit in SAR0 and the H'FFDE bit01 SW bit in DDCSWR.		01
ICMR0	MLS	Sets data transfer by MSB first.	H'FFDF bit	70
	WAIT	Sets whether wait is input or not between data and acknowledge bit.	H'FFDF bit	6 0/1
	CKS2	Set transfer clock frequency to 100 kHz in	H'FFDF	CKS2=1
	to	conjunction with the IICX0 bit in STCR.	Bit5 to	CKS1=0
	CKS0		Bit3	CKS0=1
	BC2	Set number of data bits to be transferred next to 9	H'FFDF	BC2=0
	to	bits/frame by the I <sup>2</sup> C bus format.	Bit2 to	BC1=0
BC0			Bit0	BC0=0
ICCR0	ICE	Controls access to ICMR0, ICDR0/SAR, SARX, and selects the I <sup>2</sup> C bus interface to operate (SCL0 and SDA0 pins function as port) or not to operate (SCL/SDA pins are in the bus drive state).		7 0/1
IEIC		Disables an interrupt request of the I <sup>2</sup> C bus H'FFD8 bit6 0 interface.		
	MST	Uses the I <sup>2</sup> C bus interface in master mode.	H'FFD8 bit	5 1
TRS		Sets transmission/reception mode in the I <sup>2</sup> C bus interface.	4 0/1	
	ACKE	Suspends continuous transfer when an H'FFD8 acknowledge bit is 1.		31
	BBSY	Confirms the I <sup>2</sup> C bus is occupied or released, and issues start or stop condition in conjunction with the SCP bit.	H'FFD8 bit	2 0/1
	IRIC	Detects start condition, judges end of data transfer, and detects an acknowledge bit = 1.	H'FFD8 bit	1 0/1
	SCP	Issues start or stop condition in conjunction with the BBSY bit.	H'FFD8 bit	0 0
ICSR0	ACKB	Stores an acknowledge bit received from EEPROM in transmitting.	H'FFD9 bit	0 -
		Sets an acknowledge bit to be transferred to EEPROM in reception.		

## Table 4.12 On-Chip Register Description

Register		Function	Address	Setting Value
STCR	IICX0	Sets the transfer clock frequency to 100 kHz in H'FFC3 bit5 1 conjunction with CKS2 to CKS0 bits in ICMR0.		51
	IICE	Enables access to CPU by the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	41
	FLSHE	Sets the control register in flash memory to be in non-selectable state.	H'FFC3 bit3	30
DDCSWR	SWE	Disables automatic switching from formatless of channel 0 in IIC to the $l^2C$ bus format.	H'FEE6 bit7	70
	SW	Uses channel 0 in IIC in the I <sup>2</sup> C bus format.	H'FEE6 bite	<u> </u>
	IE	Disables interrupts when format is switched automatically.	H'FEE6 bits	50
	CLR3	Control initialization of an internal state in IIC0.	H'FEE6	CLR3=1
	to		bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRI	_MSTP7	Cancels module stop mode in channel 0 in SCI.	H'FF87 bit7	0
	MSTP4	Cancels module stop mode in channel 0 in IIC.	H'FF87 bit4	0
SCR0	CKE1,0	Set P52/SCK0/SCL0 pin as I/O port.	H'FFDA	CKE1=0
			bit1, 0	CKE0=0
SMR0	C/Ā	Sets operating mode in SCI0 to synchronous mode		70
SYSCR	INTM1, 0	1 1	H'FFC4	INTM1=0
		be controlled by the 1 bit.	bit5, 4	INTM0=0
MDCR	MDS1, 0	Set MCU operating mode to mode 3 by latching	H'FFC5	MDS1=1
		input levels of MD1 and MD0 pins.	bit1, 0	MDS0=1

## Table 4.12 On-chip Register Description (cont)

## (3) Variable Description

Table 4.13 describes the variable in this task example.

## Table 4.13 Variable Description

Variable	Function	Data Length	Initial Value	Module in Use
dummy	MDCR read value	1 byte	_	main

## (4) Using RAM Description

Table 4.14 describes the RAM used in this task example.

## Table 4.14 Description of RAM Used

Label	Function	Data Length	Address	Module in Use
dt_rec[0]	Stores received data.	1 byte	H'E100	Initialize
				rec_data

### 4.5.4 Flowchart

## (1) Main Routine



## (2) Initial Setting Subroutine



## (3) Single-Master Reception Subroutine



## (4) Start Condition Issuance Subroutine



## (5) Stop Condition Issuance Subroutine



### (6) Slave Address + W Transmission Subroutine



### (7) Slave Address + R Transmission Subroutine



## (8) Subroutine of EEPROM Memory Address Transmission



## (9) Data Reception Subroutine



## 4.5.5 Program List

/********	* * * * * * * * * * * *	****	*******	* * *	
* H8S/2138 IIC bus app	plication no	te		*	
* 4.Single master re	ceive lbyte	data	a from EEPROM	*	
*	File name	:	BYRxd.c	*	
*	Fai	:	20MHz	*	
*	Mode	:	3	*	
*****	******	****	* * * * * * * * * * * * *	***/	
#include <stdio.h></stdio.h>					
<pre>#include <machine.h></machine.h></pre>					
#include "2138s.h"					
/*********************	******	* * * * *	* * * * * * * * * * * * *	* * *	
* Prototype				*	
******	*******	****	* * * * * * * * * * * * * *	***/	
<pre>void main(void);</pre>				/*	Main routine */
<pre>void initialize(void);</pre>				/*	RAM & IICO initialize */
<pre>void mst_rec(void);</pre>				/*	Master receive from EEPROM */
<pre>void set_start(void);</pre>				/*	Start condition set */
<pre>void set_stop(void);</pre>				/*	Stop condition set */
void trs_slvadr_a0(void	d);			/*	Slave address + W data transmit */
void trs_slvadr_a1(void	d);			/*	Slave address + R data transmit */
<pre>void trs_memadr(void);</pre>				/*	EEPROM memory address data transmit */
<pre>void rec_data(void);</pre>				/*	1-byte data receive */
/*********************	******	* * * * *	* * * * * * * * * * * * *	* * *	
* RAM allocation				*	
******	******	* * * * :	* * * * * * * * * * * * *	***/	
#pragma section ramerea	a				
unsigned char dt_rec[1	];			/*	Receive data store area */
/*********************	* * * * * * * * * * * *	* * * * *	* * * * * * * * * * * * *	* * *	
* main : Main routine				*	
******	* * * * * * * * * * * *	* * * * *	* * * * * * * * * * * * *	***/	
#pragma section					
void main(void)					

```
#pragma asm
       mov.l #h'f000,sp
                                                 ;Stack pointer initialize
#pragma endasm
{
    unsigned char dummy;
    dummy = MDCR.BYTE;
                                                /* MCU mode set */
    SYSCR.BYTE = 0x09;
                                                /* Interrupt control mode set */
    initialize();
                                                /* Initialize */
    set_imask_ccr(0);
                                                /* Interrupt enable */
    mst_rec();
                                                /* Master receive from EPROM */
                                                /* End */
   while(1);
}
* initialize : RAM & IICO Initialize
void initialize(void)
{
    dt_rec[0] = 0x00;
                                                 /* Receive data store area initialize */
                                                /* FLSHE = 0 */
    STCR.BYTE = 0 \times 00;
    MSTPCR.BYTE.L = 0x7f;
                                                /* SCIO module stop mode reset */
                                                /* SCL0 pin function set */
    SCI0.SMR.BYTE = 0x00;
    SCI0.SCR.BYTE = 0x00;
    MSTPCR.BYTE.L = 0xef;
                                                /* IICO module stop mode reset */
                                                /* IICE = 1 */
    STCR.BYTE = 0x10;
    DDCSWR.BYTE = 0x0f;
                                                /* IIC bus format initialize */
                                                /* ICE = 0 */
    IICO.ICCR.BYTE = 0x01;
    IICO.SAR.BYTE = 0x00;
                                                /* FS = 0 */
                                                /* FSX = 1 */
    IICO.SARX.BYTE = 0x01;
    IICO.ICCR.BYTE = 0x81;
                                                /* ICE = 1 */
                                                /* ACKB = 0 */
    IICO.ICSR.BYTE = 0x00;
    STCR.BYTE = 0x30;
                                                /* IICX0 = 1 */
    IICO.ICMR.BYTE = 0x28;
                                                /* Transfer rate = 100kHz */
   IICO.ICCR.BYTE = 0x89;
                                                /* IEIC = 0, ACKE = 1 */
```

```
}
```

Rev. 2.0, 11/01, page 218 of 358

```
* mst_rec : Master receive from EEPROM
void mst_rec(void)
{
                                         /* Bus empty (BBSY=0) ? */
   while(IIC0.ICCR.BIT.BBSY == 1);
                                          /* Master transmit mode set */
   IICO.ICCR.BIT.MST = 1;
                                          /* MST = 1, TRS = 1 */
   IICO.ICCR.BIT.TRS = 1;
                                          /* Start condition set */
   set_start();
   trs_slvadr_a0();
                                          /* Slave address + W data transmit */
   if(IICO.ICSR.BIT.ACKB == 0)
                                         /* ACKB = 0 ? */
   {
       trs_memadr();
                                          /* EEPROM memory address data transmit */
       if(IIC0.ICSR.BIT.ACKB == 0)
                                         /* ACKB = 0 ? */
       {
                                          /* Re-start condition set */
          set_start();
          trs_slvadr_a1();
                                         /* Slave address + R data transmit */
                                         /* ACKB = 0 ? */
          if(IICO.ICSR.BIT.ACKB == 0)
           {
                                         /* 1-byte data receive */
             rec_data();
          }
       }
   }
   set_stop();
                                         /* Stop condition set */
}
* set_start : Start condition set
void set_start(void)
{
   IIC0.ICCR.BIT.IRIC = 0;
                                         /* IRIC = 0 */
   IICO.ICCR.BYTE = 0xbc;
                                         /* Start condition set (BBSY=1,SCP=0) */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                         /* Start condition set (IRIC=1) ? */
```

#### Renesas

Rev. 2.0, 11/01, page 219 of 358

```
* set_stop : Stop condition set
void set_stop(void)
{
  IICO.ICCR.BYTE = 0xb8;
                                /* Stop condition set (BBSY=0,SCP=0) */
  while(IIC0.ICCR.BIT.BBSY == 1);
                                /* Bus empty (BBSY=0) ? */
}
* trs_slvadr_a0 : Slave addres + W data transmit *
void trs_slvadr_a0(void)
{
  IIC0.ICDR = 0xa0;
                                /* Slave address + W data(H'A0) write */
  IICO.ICCR.BIT.IRIC = 0;
                                /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                /* Transmit end (IRIC=1) ? */
}
* trs_slvadr_a1 : Slave addres + R data transmit
void trs_slvadr_a1(void)
{
                                /* Slave address + R data(H'A1) write */
  IICO.ICDR = 0xal;
  IICO.ICCR.BIT.IRIC = 0;
                                /* IRIC = 0 */
 while(IIC0.ICCR.BIT.IRIC == 0);
                                /* Transmit end (IRIC=1) ? */
}
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
```

}

```
IICO.ICDR = 0x00;
                                              /* EEPROM memory address data(H'00) write */
   IICO.ICCR.BIT.IRIC = 0;
                                              /* IRIC = 0 */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                              /* Transmit end (IRIC=1) ? */
}
* rec_data : 1-byte data receive
                                              *
void rec_data(void)
{
                                              /* Master receive mode set (MST=1,TRS=0) */
   IICO.ICCR.BIT.TRS = 0;
                                              /* WAIT = 1 */
   IICO.ICMR.BIT.WAIT = 1;
                                              /* ACKB = 1 */
   IICO.ICSR.BIT.ACKB = 1;
    dt_rec[0] = IIC0.ICDR;
                                              /* Dummy read (Receive start) */
    IICO.ICCR.BIT.IRIC = 0;
                                              /* IRIC = 0 */
    while(IIC0.ICCR.BIT.IRIC == 0);
                                              /* Receive end (IRIC=1) ? */
    IICO.ICCR.BIT.TRS = 1;
                                              /* Master transmit mode set (MST=1,TRS=1) */
    IIC0.ICCR.BIT.IRIC = 0;
                                              /* 9th clock transmit start (IRIC=0) */
    while(IIC0.ICCR.BIT.IRIC == 0);
                                              /* 9th clock transmit end (IRIC=1) ? */
    dt rec[0] = IIC0.ICDR;
                                              /* 1-byte receive data read */
   IICO.ICMR.BIT.WAIT = 0;
                                              /* WAIT = 0 */
                                              /* ACKB = 0 */
   IICO.ICSR.BIT.ACKB = 0;
}
```

Rev. 2.0, 11/01, page 221 of 358

# 4.6 Single-Master Transmission by DTC

## 4.6.1 Specifications

- 10-byte data is written to EEPROM (HN58X2408) using channel 0 of the I<sup>2</sup>C bus interface in the H8S/2138 and the data transfer controller (DTC).
- The slave address of EEPROM to be connected is 1010000, and data is written to addresses H'00 to H'09 of the EEPROM memory.
- 10-byte data to be written is stored at addresses H'E102 to H'E10B in RAM.
- The device connected to the I<sup>2</sup>C bus in this system is a single-master configuration—one master device (H8S/2138) and one slave device (EEPROM).
- The transfer clock frequency is 100 kHz.
- Figure 4.17 shows an example of the H8S/2138 and EEPROM connection.



Figure 4.17 Example of H8S/2138 and EEPROM Connection

• Figure 4.18 shows the I<sup>2</sup>C bus format used in this task example.



Figure 4.18 Transfer Format Used in This Task Example

- An example usage of the data transfer controller (DTC) in the H8S/2138 series used in this task example is described below.
- (a) The DTC is activated by an interrupt request of channel 0 in the I<sup>2</sup>C bus interface (IICI0) and transmission data is transferred.
- (b) Normal mode is used for the DTC transfer mode.
- (c) Figure 4.19 shows a block diagram of the DTC used in this task example.



Figure 4.19 Block Diagram of DTC in This Task Example

Address	On-chip RAM	Transfer data
H'E100 H'E101	H'A0 H'00	Slave address + R/W data
H'E102	H'01	1st-byte transmission data
H'E103	H'23	2nd-byte transmission data
H'E104	H'45	3rd-byte transmission data
H'E105	H'67	4th-byte transmission data
H'E106	H'89	5th-byte transmission data
H'E107	H'98	6th-byte transmission data
H'E108	H'76	7th-byte transmission data
H'E109	H'54	8th-byte transmission data
H'E10A	H'32	9th-byte transmission data
H'E10B	H'10	10th-byte transmission data

(d) Figure 4.20 shows the location of transfer data on on-chip RAM.



(e) Figure 4.21 shows the location of DTC vector table and register information on the on-chip RAM in this task example. DTC register information is provided from address H'EC00 to the MRA, SAR, MRB, DAR, CRA, and CRB registers in that order.



Figure 4.21 Location of DTC Vector Table and Register Information on On-Chip RAM

(f) Table 4.15 describes the register of the DTC used in this task example.

 Table 4.15
 DTC Register Description

Register		Function
MRA		DTC mode register A
		Controls DTC operating mode.
	SM1, 0	Source address mode 1, 0
	(bit7, 6)	Specify whether SAR is incremented, decremented, or fixed after data transfer is performed.
		When SM1 =0 and SM0 = *, SAR is fixed (*: 0 or 1)
		When SM1 =1 and SM0 = 0, SAR is incremented after transfer (when $Sz = 0$ : + 1, when $Sz = 1$ : + 2)
		When SM1 =1 and SM0 = 1, SAR is decremented after transfer (when Sz = $0: -1$ , when Sz = $1: -2$ )
	DM1, 0	Destination address mode 1, 0
	(bit5, 4)	Specify whether DAR is incremented, decremented, or fixed after data transfer is performed.
		When DM1 =0 and DM0 = *, DAR is fixed (*: 0 or 1)
		When DM1 =1 and DM0 = 0, DAR is incremented after transfer (when Sz = $0: + 1$ , when Sz = $1: + 2$ )
		When DM1 =1 and DM0 = 1, DAR is decremented after transfer (when Sz = $0: -1$ , when Sz = $1: -2$ )
	MD1, 0	DTC mode 1, 0
	(bit3, 2)	Specify DTC transfer mode.
		When MD1 = 0 and MD0 = 0, normal mode
		When MD1 = 0 and MD0 = 1, repeat mode
		When MD1 = 1 and MD0 = 0, block transfer mode
		When MD1 = 1 and MD0 = 1, setting prohibited
	DTS	DTC transfer mode select
	(bit1)	Specifies either source side or destination side becomes repeat area or block area in repeat mode or block.
		When DTS = 0, destination side becomes repeat area or block area.
		When DTS = 1, source side becomes repeat area or block area.
	Sz	DTC data transfer size
	(bit0)	Specifies data size in data transfer.

Register		Function				
MRB		DTC mode register B				
		Controls DTC mode.				
	CHEN	DTC chain transfer enable				
	(bit7)	Specifies chain transfer				
		When $CHEN = 0$ , DTC data transfer is ended.				
		When CHEN = 1, DTC chain transfer.				
MRB	DISEL	DTC interrupt select				
	(bit6)	Specifies an interrupt request to CPU is disabled or enabled after one data transfer is performed.				
		When DISEL = 0, an interrupt to CPU is disabled if transfer counter is not 0 after the DTC data transfer is ended.				
		When DISEL = 1, an interrupt to CPU is enabled after the DTC data transfer is ended.				
SAR		DTC source address register				
		Specifies the transfer source address of data to be transferred by the DTC.				
DAR		DTC destination address register				
		Specifies the transfer destination address of data to be transferred by the DTC.				
CRA		DTC transfer count register A				
		Specifies the number of data transfers by the DTC.				
CRB		DTC transfer count register B				
		Specifies the number of block data transfers by the DTC in block transfer mode.				
DTVECR	(H'FEF3)	DTC vector register				
		Sets the DTC activation to be enabled or disabled by software and sets the vector address for the software activation interrupt.				
	SWDTE	DTC software activation enable				
	(bit7)	Sets the DTC software activation to be enabled or disabled.				
		When SWDTE = 0, the DTC software activation is disabled.				
		When SWDTE = 1, the DTC software activation is enabled.				
	DTVEC	DTC software activation vectors 6 to 0				
	6-0 (bit6-0)	Set the vector address for the DTC software activation.				

# Table 4.15 DTC Register Description (cont)

Register	Function
DTCERD(H'FEF1)	DTC enable register
	Controls the enabling or disabling of DTC activation by each interrupt source.
DTCED4	DTC activation enable D4
(bit4)	When DTCED4 = 0, the DTC activation is disabled by the IICI0 interrupt.
	When DTCED4 = 2, the DTC activation is enabled by the IICI0 interrupt.

## Table 4.15 DTC Register Description (cont)

(g) The I<sup>2</sup>C bus format provides for selection of the slave device and transfer direction by means of the slave address and the  $R/\overline{W}$  bit, confirmation of reception with the acknowledge bit, indication of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out in conjunction with CPU processing by means of interrupts. Table 4.16 shows an example of processing using the DTC in master transmission mode in this task example.

## Table 4.16 Operation Example by DTC (master transmission mode)

Item	Master Transmission Mode
Slave address + R/W bit transmission	Transmission by DTC (ICDR write)
Dummy data read	_
Actual data transmission	Transmission by DTC (ICDR write)
Dummy data (H'FF) write	_
Last frame processing	Not necessary
Transfer request processing after	1st time: Clearing by CPU
last frame processing	2nd time: End condition issuance by CPU
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1(+ 1 equivalent to slave address + R/W bits)

### 4.6.2 **Operation Description**

Figure 4.22 shows the operation principle.



## Figure 4.22 Principle of Transmission Operation in Single Master by DTC

### 4.6.3 Software Description

#### (1) Module Description

Table 4.17 describes the module in this task example.

<b>Table 4.17</b>	<b>Module Description</b>
-------------------	---------------------------

Module Name	Label Name	Function
Main routine	main	Sets the stack pointer and MCU mode, and enables interrupts.
Initial setting	initialize	Initial settings of using RAM area, IIC0 and the DTC
Transmission setup	trs_stup	Sets master transmission mode and issues start condition.
IIC0 interrupt processing	iici0	Clears IRIC and issues stop condition.

#### Rev. 2.0, 11/01, page 229 of 358

## (2) On-Chip Register Description

Table 4.18 shows an on-chip register description in this task example.

Register		Function	Address	Setting Value	
ICDR0		Stores transmission/reception data.	H'FFDE	_	
SAR0	FS	Sets transfer format with the FSX bit in SARX0 and the SW bit in DDCSWR.	H'FFDF bit	00	
SARX0	FSX	Sets transfer format with the FS bit in SAR0 and the H'FFDE bit01 SW bit in DDCSWR.			
ICMR0	MLS	Sets data transfer by MSB first.	H'FFDF bit	H'FFDF bit70	
	WAIT	Sets whether wait is input or not between data and acknowledge bit.	30		
	CKS2	Set transfer clock frequency to 100 kHz in	H'FFDF	CKS2=1	
	to	conjunction with the IICX0 bit in STCR.	bit5 to	CKS1=0	
	CKS0		bit3	CKS0=1	
	BC2	Set number of data bits to be transferred next to 9	H'FFDF	BC2=0	
	to	bits/frame by the I <sup>2</sup> C bus format.	bit2 to	BC1=0	
	BC0		bit0	BC0=0	
ICCR0 ICE		Controls access to ICMR0, ICDR0/SAR, SARX, and selects the I <sup>2</sup> C bus interface to operate (SCL0 and SDA0 pins function as port) or not to operate (SCL/SDA pins are in the bus drive state).	1H'FFD8 bit7	7 0/1	
	IEIC	Disables an interrupt request of the I <sup>2</sup> C bus interface.	H'FFD8 bit60		
	MST	Uses the I <sup>2</sup> C bus interface in master mode.	H'FFD8 bit5 1		
	TRS	Sets transmission/reception mode in the I <sup>2</sup> C bus H'FFD8 bit4 interface.		11	
	ACKE	Suspends continuous transfer when an acknowledge bit is 1.	H'FFD8 bit3 1		
	BBSY	Confirms the I <sup>2</sup> C bus is occupied or released, and issues start or stop condition in conjunction with the SCP bit.	H'FFD8 bit2 0/1 e		

 Table 4.18
 On-Chip Register Description

# Table 4.18 On-Chip Register Description (cont)

Register		Function	Address	Setting Value
ICCR0	IRIC	Detects start condition, judges end of data transfer, and detects an acknowledge bit = $1$ .	H'FFD8 bit1	0/1
	SCP	Issues start or stop condition in conjunction with the BBSY bit.	H'FFD8 bit0	0
ICSR0	ACKB	Stores an acknowledge bit received from EEPROM in transmitting.	H'FFD9 bit0	-
		Sets an acknowledge bit to be transferred to EEPROM in reception.		
STCR	IICX0	Sets the transfer clock frequency to 100 kHz in conjunction with CKS2 to CKS0 bits in ICMR0.	H'FFC3 bit5	1
	IICE	Enables access to CPU by the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	1
	FLSHE	Sets the control register in flash memory to be in non-selectable state.	H'FFC3 bit3	0
DDCSWR	SWE	Disables automatic switching from formatless of channel 0 in IIC to the $l^2C$ bus format.	H'FEE6 bit7	0
	SW	Uses channel 0 in IIC in the I <sup>2</sup> C bus format.	H'FEE6 bit6	0
	IE	Disables interrupts when format is switched automatically.	H'FEE6 bit5	0
	CLR3	Control initialization of an internal state in IIC0.	H'FEE6	CLR3=1
	to		bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRL	MSTP7	Cancels module stop mode in channel 0 in SCI.	H'FF87 bit7	0
	MSTP4	Cancels module stop mode in channel 0 in IIC.	H'FF87 bit4	0
SCR0	CKE1, 0	Set P52/SCK0/SCL0 pin as I/O port.	H'FFDA	CKE1=0
			bit1, 0	CKE0=0
SMR0	C/Ā	Sets operating mode in SCI0 to synchronous mode.	H'FFD8 bit7	0
SYSCR	INTM1, 0 Set interrupt control mode in interrupt controller to be controlled by the 1 bit.		H'FFC4	INTM1=0
			bit5, 4	INTM0=0
MDCR	MDS1, 0	ADS1, 0 Set MCU operating mode to mode 3 by latching input levels of MD1 and MD0 pins.		MDS1=1
				MDS0=1

Register		Function	Address	Setting Value
MRA SM1, 0		Set SAR to be incremented after data transfer.	H'EC00	SM1=1
			bit7, 6	SM0=0
	DM1, 0	Set DAR to be fixed after data transfer.	H'EC00	DM1=0
			bit5, 4	DM0=0
	MD1, 0	Set DTC transfer mode to normal mode.	H'EC00	MD1=0
			bit3, 2	MD0=0
	DTS	Sets the destination source to be repeat area or	H'EC00	DTS=0
		block area.	bit1	
	Sz	Sets data size in data transfer to be in byte size.	H'EC00	Sz=0
			bit0	
MRB	CHNE	Sets the DTC chain transfer to be disabled.	H'EC04	CHNE=0
			bit7	
	DISEL	Sets an interrupt to CPU to be disabled if the	H'EC04	DISSEL=
		transfer counter is not 0 after one data transfer is performed.	bit6	0
SAR		Sets the transfer source address of data transferred by the DTC to H'E100.	H'EC01	H'00E100
DAR		Sets the transfer destination address of data transferred by the DTC to H'FFDE.	H'EC05	H'00FFDE
CRA		Sets the number of data transfers by the DTC to 12.	H'EC08	H'000C
CRB		Sets the number of block data transfers by the DTC in block transfer mode to 0.	H'EC0A	H'0000
DTVECR	SWDTE	Sets the DTC software activation to be disabled.	H'FEF3 bit7	0
	DTVEC6	Set the vector address of the DTC software	H'FEF3	H'00
	to	activation to H'00.	bit6 to	
	DTVEC0		bit0	
DTCERD	DTCED4	Enables the DTC activation by the IICI0 interrupt.	H'FEF1 bit4	1
MSTPCR H	MSTP14	Cancels module stop mode of the DTC.	H'FF86 bit6	0

## Table 4.18 On-Chip Register Description (cont)

## (3) Variable Description

Table 4.19 describes the variable in this task example.

## Table 4.19 Variable Description

Variable	Function	Data Length	Initial Value	Module in Use
dummy	MDCR read value	1 byte	_	main
i	Transmit data counter	1 byte	H'00	initialize
dt_trs[0]	Slave address + W data	1 byte	H'A0	initialize
dt_trs[1]	EEPROM memory address data	1 byte	H'00	initialize
dt_trs[2]	1st-byte transmission data	1 byte	H'01	initialize
dt_trs[3]	2nd-byte transmission data	1 byte	H'23	initialize
dt_trs[4]	3rd-byte transmission data	1 byte	H'45	initialize
dt_trs[5]	4th-byte transmission data	1 byte	H'67	initialize
dt_trs[6]	5th-byte transmission data	1 byte	H'89	initialize
dt_trs[7]	6th-byte transmission data	1 byte	H'98	initialize
dt_trs[8]	7th-byte transmission data	1 byte	H'76	initialize
dt_trs[9]	8th-byte transmission data	1 byte	H'54	initialize
dt_trs[10]	9th-byte transmission data	1 byte	H'32	initialize
dt_trs[11]	10th-byte transmission data	1 byte	H'10	initialize

## (4) Description of RAM Used

Table 4.20 describes the RAM used in this task example.

Table 4.20 Desc	ription of RAM Used
-----------------	---------------------

Label	Function	Data Length	Address	Module in Use
MRA1	DTC mode register A (MRA)	1 byte	H'EC00	initialize
SAR1	DTC source address register (SAR)	4 bytes	H'EC00	initialize
MRB1	DTC mode register B (MRB)	1 byte	H'EC04	initialize
DAR1	DTC destination address register (DAR)	4 bytes	H'EC04	initialize
CRA1	DTC transfer count register A (CRA)	2 bytes	H'EC08	initialize
CRB1	DTC transfer count register B (CRB)	2 bytes	H'EC0A	initialize
txedf	Transmission end judgement flag	1 byte	H'E200	main
				iici0
dt_trs_ram	Stores slave address + R/W data.	1 byte	H'E100	initialize
[0]				
dt_trs_ram	Stores EEPROM memory address data.	1 byte	H'E101	initialize
[1]				
dt_trs_ram	Stores 10-byte transmission data.	10 bytes	H'E102	initialize
[2]			or	
to			H'E10B	
dt_trs_ram				
[11]				

### 4.6.4 Flowchart

## (1) Main Routine



## (2) Initial Setting Subroutine





## (3) Transmission Setup Subroutine



## (4) IIC0 Interrupt Processing Routine



# 4.6.5 Program List

/*******	**********	****	*****	* * *	
* H8S/2138 IIC bus ap	plication no	ote		*	
* 5.Single master to	cansmit by D	TC		*	
*	File name	:	DTCtx.c	*	
*	Fai	:	20MHz	*	
*	Mode	:	3	*	
******	**********	****	*****	***/	
#include <stdio.h></stdio.h>					
<pre>#include <machine.h></machine.h></pre>					
#include "2138s.h"					
/******	**********	****	*****	***	
* Prototype				*	
******	**********	****	*****	***/	
<pre>void main(void);</pre>				/*	Main routine */
<pre>void initialize(void);</pre>				/*	RAM & DTC & IICO initialize */
<pre>void trs_stup(void);</pre>				/*	Master transmit by DTC set up $*/$
/******	**********	****	*****	* * *	
* RAM allocation				*	
******	**********	****	*****	***/	
#define MRA1 (*(volati	le unsigned	char	*)0xec00)	/*	DTC mode register A */
#define SAR1 (*(volati	le unsigned	long	(*)0xec00)	/*	DTC source address register */
#define MRB1 (*(volati	le unsigned	char	*)0xec04)	/*	DTC mode register B */
#define DAR1 (*(volati	le unsigned	long	*)0xec04)	/*	DTC destination address register */
#define CRA1 (*(volati	le unsigned	shor	t *)0xec08)	/*	DTC transfer count register A */
#define CRB1 (*(volati	le unsigned	shor	t *)0xec0a)	/*	DTC transfer count register B */
#define txedf (*(volat	ile unsigned	l cha	r *)0xe200)	/*	Transmit end flag */
#pragma section ramere	a				
unsigned char dt_trs_r	am[12];			/*	Transmit data store area */
#pragma section					

Rev. 2.0, 11/01, page 240 of 358
```
* Data table
*****
const unsigned char dt_trs[12] =
{
   0xa0,
                                          /* Slave address + W data */
    0x00,
                                           /* EEPROM memory address data */
   0x01,
                                          /* 1st transmit data */
                                          /* 2nd transmit data */
   0x23,
   0x45,
                                          /* 3rd transmit data */
                                          /* 4th transmit data */
   0x67,
   0x89,
                                          /* 5th transmit data */
   0x98,
                                          /* 6th transmit data */
   0x76,
                                          /* 7th transmit data */
                                          /* 8th transmit data */
   0x54,
   0x32,
                                          /* 9th transmit data */
                                          /* 10th transmit data */
   0x10
};
* main : Main routine
void main(void)
#pragma asm
      mov.l #h'f000,sp
                                          ;Stack pointer initialize
#pragma endasm
{
   unsigned char dummy;
                                          /* MCU mode set */
   dummy = MDCR.BYTE;
   SYSCR.BYTE = 0x09;
                                          /* Interrupt control mode set */
   initialize();
                                          /* Initialize */
                                          /* Master transmit by DTC set up */
   trs_stup();
   IICO.ICCR.BIT.IEIC = 1;
                                          /* IIC0 interrupt enable */
   set_imask_ccr(0);
                                          /* Interrupt enable */
```

#### Renesas

Rev. 2.0, 11/01, page 241 of 358

```
while(txedf < 2);</pre>
                                                 /* Transmit end ? */
    while(1);
                                                 /* End */
}
* initialize : RAM & IICO Initialize
                                                *
void initialize(void)
{
    unsigned char i;
                                                /* Transmit data counter */
    for(i=0; i<12; i++)</pre>
                                                /* Transmit data copy ROM -> RAM */
    {
       dt_trs_ram[i] = dt_trs[i];
    }
                                                 /* Transmit end flag initialize */
    txedf = 0x00;
    STCR.BYTE = 0 \times 00;
                                                 /* FLSHE = 0 */
    MSTPCR.BYTE.H = 0x3f;
                                                 /* DTC module stop mode reset */
    SAR1 = 0x0000e100;
                                                 /* SAR = H'00E100 */
    MRA1 = 0x80;
                                                 /* MRA = H'80 */
    DAR1 = 0x0000ffde;
                                                 /* DAR = H'00FFED (ICDR0) */
    MRB1 = 0 \times 00;
                                                 /* MRB = H'00 */
    CRA1 = 0x000c;
                                                 /* CRA = H'000C */
    CRB1 = 0x0000;
                                                 /* CRB = H'0000 */
    DTC.VECR.BYTE = 0x00;
                                                 /* SWDTE = 0, DTVEC = H'00 */
    DTC.ED.BIT.B4 = 1;
                                                 /* DTCED4 = 1 */
    MSTPCR.BYTE.L = 0x7f;
                                                 /* SCI0 module stop mode reset */
    SCI0.SMR.BYTE = 0x00;
                                                 /* SCL0 pin function set */
    SCI0.SCR.BYTE = 0x00;
    MSTPCR.BYTE.L = 0xef;
                                                 /* IICO module stop mode reset */
                                                 /* IICE = 1 */
    STCR.BYTE = 0x10;
                                                 /* IIC bus format initialize */
    DDCSWR.BYTE = 0x0f;
    IICO.ICCR.BYTE = 0x01;
                                                 /* ICE = 0 */
```

Rev. 2.0, 11/01, page 242 of 358

```
/* FS = 0 */
   IICO.SAR.BYTE = 0x00;
   IICO.SARX.BYTE = 0x01;
                                         /* FSX = 1 */
   IICO.ICCR.BYTE = 0x81;
                                         /* ICE = 1 */
                                         /* ACKB = 0 */
   IICO.ICSR.BYTE = 0x00;
                                         /* IICX0 = 1 */
   STCR.BYTE = 0x30;
   IICO.ICMR.BYTE = 0x28;
                                        /* Transfer rate = 100kHz */
   IICO.ICCR.BYTE = 0x89;
                                         /* IEIC = 0, ACKE = 1 */
}
* trs_stup : Master transmit by DTC set up *
void trs_stup(void)
{
   while(IIC0.ICCR.BIT.BBSY == 1);
                                        /* Bus empty (BBSY=0) ? */
   IICO.ICCR.BIT.MST = 1;
                                        /* Matser transmit mode set */
                                         /* MST = 1, TRS = 1 */
   IICO.ICCR.BIT.TRS = 1;
   IICO.ICCR.BIT.IRIC = 0;
                                        /* IRIC = 0 */
   IICO.ICCR.BYTE = 0xbc;
                                        /* Start condition set (BBSY=1,SCP=0) */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                        /* Start condition set (IRIC=1) ? */
}
* iici0 : IIC0 interrupt routine
#pragma interrupt(iici0)
void iici0(void)
{
  IIC0.ICCR.BIT.IRIC = 0;
                                        /* IRIC = 0 */
   txedf++;
   if(txedf > 1)
   {
      IICO.ICCR.BIT.IEIC = 0; /* IICO interrupt disable */
      while(IIC0.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=0) ? */
```

```
IICO.ICCR.BYTE = 0xb8;
while(IICO.ICCR.BIT.BBSY == 1);
```

- /\* Stop condition set (BBSY=0,SCP=0) \*/
- /\* Bus empty (BBSY=0) ? \*/

}

}

# 4.7 Single-Master Reception by DTC

# 4.7.1 Specifications

- 10-byte data is read from EEPROM (HN58X2408) using channel 0 of the I<sup>2</sup>C bus interface in the H8S/2138 and the data transfer controller (DTC).
- The slave address of EEPROM to be connected is 1010000, and data is read from addresses H'00 to H'09 of the EEPROM memory.
- 10-byte data to be read is stored at addresses H'E100 to H'E109 in RAM.
- The device connected to the I<sup>2</sup>C bus in this system is a single-master configuration—one master device (H8S/2138) and one slave device (EEPROM).
- The transfer clock frequency is 100 kHz.
- Figure 4.23 shows an example of the H8S/2138 and EEPROM connection.



Figure 4.23 Example of H8S/2138 and EEPROM Connection

• Figure 4.24 shows the I<sup>2</sup>C bus format used in this task example.



Figure 4.24 Transfer Format Used in This Task Example

- An example usage of the data transfer controller (DTC) in the H8S/2138 Series used in this task example is described below.
- (a) The DTC is activated by an interrupt request of channel 0 in the I<sup>2</sup>C bus interface (IICI0) and reception data is transferred.
- (b) Normal mode is used for the DTC transfer mode.
- (c) Figure 4.25 shows a block diagram of the DTC used in this task example.



Figure 4.25 Block Diagram of DTC in This Task Example





Figure 4.26 Location of Transfer Data on On-Chip RAM

(e) Figure 4.27 shows the location of DTC vector table and register information on the on-chip RAM in this task example. DTC register information is provided from address H'EC00 to the MRA, SAR, MRB, DAR, CRA, and CRB registers in that order.



Figure 4.27 Location of DTC Vector Table and Register Information on On-Chip RAM

(f) Table 4.21 describes the register of the DTC used in this task example.

 Table 4.21
 DTC Register Description

Register		Function
MRA		DTC mode register A
		Controls DTC operating mode.
	SM1, 0	Source address mode 1, 0
	(bit7, 6)	Specify whether SAR is incremented, decremented, or fixed after data transfer is performed.
		When SM1 =0 and SM0 = *, SAR is fixed (*: 0 or 1).
		When SM1 = 1 and SM0 = 0, SAR is incremented after transfer (when $Sz = 0: + 1$ , when $Sz = 1: + 2$ ).
		When SM1 =1 and SM0 = 1, SAR is decremented after transfer (when $Sz = 0: -1$ , when $Sz = 1: -2$ ).
	DM1, 0	Destination address mode 1, 0
	(bit5, 4)	Specify whether DAR is incremented, decremented, or fixed after data transfer is performed.
		When $DM1 = 0$ and $DM0 = *$ , DAR is fixed (*: 0 or 1).
		When DM1 = 1 and DM0 = 0, DAR is incremented after transfer (when Sz = 0: + 1, when Sz = 1: + 2).
		When DM1 = 1 and DM0 = 1, DAR is decremented after transfer (when Sz = $0: -1$ , when Sz = $1: -2$ ).
	MD1, 0	DTC mode 1, 0
	(bit3, 2)	Specify DTC transfer mode.
		When $MD1 = 0$ and $MD0 = 0$ , normal mode.
		When $MD1 = 0$ and $MD0 = 1$ , repeat mode.
		When MD1 = 1 and MD0 = 0, block transfer mode.
		When $MD1 = 1$ and $MD0 = 1$ , setting prohibited.
	DTS	DTC transfer mode select
	(bit1)	Specifies either source side or destination side becomes repeat area or block area in repeat mode or block transfer mode.
		When DTS = 0, destination side becomes repeat area or block area.
		When DTS = 1, source side becomes repeat area or block area.
	Sz	DTC data transfer size
	(bit0)	Specifies data size in data transfer.

Register		Function				
MRB		DTC mode register B				
		Controls DTC mode.				
	CHEN	DTC chain transfer enable				
	(bit7)	Specifies chain transfer.				
		When CHEN = 0, DTC data transfer is ended.				
		When CHEN = 1, DTC chain transfer.				
MRB	DISEL	DTC interrupt select				
	(bit6)	Specifies an interrupt request to CPU is disabled or enabled after one data transfer is performed.				
		When DISEL = 0, an interrupt to CPU is disabled if transfer counter is not 0 after the DTC data transfer is ended.				
		When DISEL = 1, an interrupt to CPU is enabled after the DTC data transfer is ended.				
SAR		DTC source address register				
		Specifies the transfer source address of data to be transferred by the DTC.				
DAR		DTC destination address register				
		Specifies the transfer destination address of data to be transferred by the DTC.				
CRA		DTC transfer count register A				
		Specifies the number of data transfers by the DTC.				
CRB		DTC transfer count register B				
		Specifies the number of block data transfers by the DTC in block transfer mode.				
DTVECR	(H'FEF3)	DTC vector register				
		Sets the DTC activation to be enabled or disabled by software and sets the vector address for the software activation interrupt.				
	SWDTE	DTC software activation enable				
	(bit7)	Sets the DTC software activation to be enabled or disabled.				
		When SWDTE = 0, the DTC software activation is disabled.				
		When SWDTE = 1, the DTC software activation is enabled.				
	DTVEC	DTC software activation vectors 6 to 0				
	6-0 (bit6-0)	Set the vector address for the DTC software activation.				

# Table 4.21 DTC Register Description (cont)

Register		Function		
DTCERD (H'FEF1)		DTC enable register		
		Controls the enabling or disabling of DTC activation by each interrupt source.		
DTCED4		DTC activation enable D4		
(bit4)		When DTCED4 = 0, the DTC activation is disabled by the IICI0 interrupt.		
		When DTCED4 = 2, the DTC activation is enabled by the IICI0 interrupt.		

# Table 4.21 DTC Register Description (cont)

(g) The I<sup>2</sup>C bus format provides for selection of the slave device and transfer direction by means of the slave address and the  $R/\overline{W}$  bit, confirmation of reception with the acknowledge bit, indication of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out in conjunction with CPU processing by means of interrupts. Table 4.22 shows an example of processing using the DTC in master transmission mode in this task example.

# Table 4.22 Operation Example by DTC (master reception mode)

ltem	Master Transmission Mode
Slave address + R/W bit transmission	Transmission by CPU (ICDR write)
Dummy data read	Processing by CPU (ICDR read)
Actual data transmission	Reception by DTC (ICDR read)
Dummy data (H'FF) write	_
Last frame processing	Not necessary
Transfer request processing after last frame processing	Not necessary
Setting of number of DTC transfer data frames	Reception: Actual data count

### 4.7.2 Description of Operation

Figure 4.28 shows the principle of operation.



### Figure 4.28 Principle of a Single-Master Receive Operation by DTC

## 4.7.3 Description of Software

# (1) Description of Modules

Table 4.23 describes the modules of this example of a task.

# Table 4.23Description of Modules

Module Name	Label Name	Function
Main routine	main	Sets the stack pointer and the MCU mode, and enables the interrupt.
Initial settings	initialize	Sets the RAM area to be used, and makes initial settings for IIC0 and DTC.
Setting of start condition	set_start	Sets the start condition.
Setting of stop condition	set_stop	Sets the stop condition.
Transmission of slave address + W	trs_slvadr_a0	Transmits the EEPROM's slave address and W data (H'A0).
Transmission of slave address + R	trs_slvadr_a1	Transmits the EEPROM's slave address and W data (H'A1).
Transmission of the EEPROM memory address	trs_memadr	Transmits the EEPROM's address in memory (H'00).
Processing of the IIC0 interrupt	iici0	Clears IrIC, disables the IICI0 interrupt, and sets the reception-completed flag.

# (2) Description of the On-chip Registers

Table 4.24 describes the on-chip registers used in this example of a task.

Register		Function	Address	Setting	
ICDR0		Stores the received data.	H'FFDE	_	
SAR0	FS	Along with the settings of the FSX bit of SARX0 and H'FFDF bit0 0 the SW bit of DDCSWR, sets the transfer format.			
SARX0	FSX	Along with the settings of the FS bit of SAR0 and the SW bit of DDCSWR, sets the transfer format.	H'FFDE bit	)1	
ICMR0	MLS	Sets the transfer of data as MSB first.	H'FFDF bit7	70	
	WAIT	Selects insertion and non-insertion of wait cycles between the data and the acknowledge bit.	H'FFDF bite	S 0/1	
	CKS2	Along with the setting in the IICX0 bit of STCR, set	H'FFDF	CKS2=1	
	to	the frequency of the transfer clock to 100 kHz.	bit5 to	CKS1=0	
	CKS0		bit3	CKS0=1	
	BC2	Set the number of bits of data for the next transfer	H'FFDF	BC2=0	
	to	in the I <sup>2</sup> C bus format to 9 bits/frame.	bit2 to	BC1=0	
	BC0		bit0	BC0=0	
ICCR0 ICE		Controls access to the ICMR0, ICDR0/SAR, and SARX registers, and selects operation (port functior for the SCL0/SDA0 pin) or non-operation (bus-drive state for the SCL/SDA pin) of the I <sup>2</sup> C bus interface.		7 0/1	
	IEIC	Disables the generation of interrupt requests by the I <sup>2</sup> C bus interface.	H'FFD8 bite	\$ 0/1	
ICCR0	MST	Uses the I <sup>2</sup> C bus interface in the master mode.	H'FFD8 bit5	51	
	TRS	Sets transmission/reception mode for the I <sup>2</sup> C bus interface.	H'FFD8 bit4	0/1	
	ACKE	Suspends continuous transfer when the acknowledge bit is 1.	H'FFD8 bit3	3 1	
	BBSY	Confirms whether or not the I <sup>2</sup> C bus is occupied, and uses the SCP bit to set the start and stop conditions.	H'FFD8 bit2	2 0/1	
	IRIC	Detects the start condition, determines the end of data transfer, and detects acknowledge = 1.	H'FFD8 bit1	0/1	
	SCP	Along with the BBSY bit, sets the start/stop conditions.	H'FFD8 bit0	00	

 Table 4.24
 Description of the On-chip Registers

Register		Function	Address	Setting
ICSR0	ACKB	Stores the acknowledgement received from the EEPROM during transmission. Sets the acknowledge bit for transmission to the EEPROM during reception.	H'FFD9 bit0	·
STCR	IICX0	Along with the settings in CKS2 to CKS0 of ICMR0, selects the frequency of the transfer clock.	H'FFC3 bit5	1
	IICE	Enables CPU access to the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	1
	FLSHE	Sets the control registers of the flash memory to non-selected.	H'FFC3 bit3	0
DDCSWR	SWE	Prohibits automatic change from format-less transfer to transfer in the I <sup>2</sup> C bus format on the channel 0 I <sup>2</sup> C interface.	H'FEE6 bit7	0
	SW	Uses the channel 0 $I^2C$ interface in the $I^2C$ bus format.	H'FEE6 bit6	0
	IE	Prohibits interrupts during automatic changes of format.	H'FEE6 bit5	0
	CLR3	Control the initialization of the internal state of the	H'FEE6	CLR3=1
	to	I <sup>2</sup> C interface	bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRLMSTP7		Cancels the module-stopped mode for SCI channel 0.	H'FF87 bit7	0
	MSTP4	Cancels the module stopped mode for $I^2C$ channel 0.	H'FF87 bit4	0
SCR0	CKE1, 0	1, 0 Makes the I/O port setting for the P52/SCK0/SCL0		CKE1=0
		pin.	bit1, 0	CKE0=0
SMR0 C/Ā		Sets the mode for SCI transfer on channel 0 as asynchronous.	H'FFD8 bit7	0
SYSCR	INTM1, 0	TM1, 0 Set the interrupt control mode of the interrupt		INTM1=0
		controller to 1-bit control.	bit5, 4	INTM0=0
MDCR	MDS1, 0	Set the MCU's operating mode to mode 3 by	H'FFC5	MDS1=1
		latching the input levels on the MD1 and 0 pins.	bit1, 0	MDS0=1

 Table 4.24
 Description of On-chip Registers (cont)

Register		Function	Address	Setting
MRA	SM1, 0	Set SAR to remain fixed after data has been	H'EC00	SM1=0
		transferred.	bit7, 6	SM0=0
	DM1, 0	Set DAR to be incremented after data has been	H'EC00	DM1=1
		transferred.	bit5, 4	DM0=0
	MD1, 0	Set the DTC transfer mode to normal.	H'EC00	MD1=0
			bit3, 2	MD0=0
MRA	DTS	Sets the destination area to the repeat area or the	H'EC00	DTS=0
		block area.	bit1	
	Sz	Sets bytes as the unit for data transfer.	H'EC00	Sz=0
			bit0	
MRB	CHNE	Disables DTC-chain transfer.	H'EC04	CHNE=0
			bit7	
	DISEL	Prohibits the generation of an interrupt signal for the	H'EC04	DISEL=0
		CPU after a single transfer of data unless the transfer counter is 0.	bit6	
SAR		Sets the transfer source address transferred by the DTC to H'FFDE.	H'EC01	H'00FFDE
DAR		Sets the transfer destination address transferred by the DTC to H'E100.	H'EC05	H'00E100
CRA		Sets the DTC transfer count to 12.	H'EC08	H'000C
CRB		Sets the DTC block-data transfer count to 0 during transfer in block-transfer mode.	H'EC0A	H'0000
DTVECR SWDT		Prohibits the activation of the DTC software.	H'FEF3 bit7	0
	DTVEC6	Set the vector number of for the activation of the	H'FEF3	H'00
	to	DTC software to H'00.	bit6 to	
	DTVEC0		bit0	
DTCERD	DTCED4	Enables DTC activation by the I <sup>2</sup> CI0 interrupt.	H'FEF1 bit4	1
MSTPCR H	MSTP14	Removes the DTC from its module-stopped mode.	H'FF86 bit6	0

# Table 4.24 Description of On-chip Registers (cont)

## (3) Description of Variables

Table 4.25 describes the variables used in this task.

### Table 4.25Description of Variables

Variable	Function	Size	Initial Value	Module Name
dummy	MDCR read value	1 byte	_	Main
i	Received data counter	1 byte	H'00	Initialize

## (4) Description of RAM Usage

Table 4.26 describes the usage of RAM in this example of a task.

### Table 4.26 Description of RAM Usage

Label	Function	Size	Address	Module Name
MRA1	DTC mode register	1 byte	H'EC00	initialize
SAR1	DTC source address register	4 bytes	H'EC00	initialize
MRB1	DTC mode register B	1 byte	H'EC04	initialize
DAR1	DTC destination address register	4 bytes	H'EC04	initialize
CRA1	DTC transfer count register A	2 bytes	H'EC08	initialize
CRB1	DTC transfer count register B	2 bytes	H'EC0A	initialize
rxedf	Reception-completed flag	1 byte	H'E200	main
				iici0
dt_rec_ram	Stores 10 bytes of received data.	10 bytes	H'E100	main
[0]			to	initialize
to			H'E109	
dt_rec_ram				
[9]				

## 4.7.4 Flowchart

### (1) Main Routine







### (2) Subroutine for Making Initial Settings



#### Renesas



### (3) Subroutine for Setting the Start Condition



#### (4) Subroutine for Setting the Stop Condition



## (5) Subroutine for Transmitting the Slave Address + W



### (6) Subroutine for Transmitting the Slave Address + R



## (7) Subroutine for Transmitting the EEPROM memory address



# (8) IIC0 Interrupt-Processing Routine



# 4.7.5 Program List

/**************************************					
* H8S/2138 IIC bus app	plication no	te		*	
<pre>* 6.Single mast</pre>	er receive b	by Di	C	*	
*	File name	:	DTCrx.c	*	
*	Fai	:	20MHz	*	
*	Mode	:	3	*	
******	*********	* * * *	********	****/	
<pre>#include <stdio.h></stdio.h></pre>					
<pre>#include <machine.h></machine.h></pre>					
#include "2138s.h"					
/******	******	* * * *	*******	****	
* Prototype				*	
*****	******	* * * *	*******	****/	
<pre>void main(void);</pre>				/*	Main routine */
<pre>void initialize(void);</pre>				/*	RAM & DTC & IICO initialize */
<pre>void set_start(void);</pre>				/*	Start condition set */
<pre>void set_stop(void);</pre>				/*	Stop condition set */
void trs_slvadr_a0(void	d);			/*	Slave address + W data transmit $*/$
void trs_slvadr_al(void	d);			/*	Slave address + R data transmit */
<pre>void trs_memadr(void);</pre>				/*	EEPROM memory address data transmit $\star/$
/*********************	*****	****	******	* * * * *	
* RAM allocation				*	
******	********	****	*******	****/	
#define MRA1 (*(volati	le unsigned	char	*)0xec00)	/*	DTC mode register A */
#define SAR1 (*(volati	le unsigned	long	*)0xec00)	/*	DTC source address register */
#define MRB1 (*(volati	le unsigned	char	*)0xec04)	/*	DTC mode register B */
#define DAR1 (*(volati	le unsigned	long	*)0xec04)	/*	DTC destination address register */
#define CRA1 (*(volati	le unsigned	shor	t *)0xec08)	/*	DTC transfer count register A $^{\ast/}$
#define CRB1 (*(volati	le unsigned	shor	t *)0xec0a)	/*	DTC transfer count register B $^{\ast}/$
<pre>#define rxedf (*(volat)</pre>	ile unsigned	cha	r *)0xe200)	/*	Receive end flag */

#pragma section ramarea

Rev. 2.0, 11/01, page 266 of 358

unsigned char dt\_rec\_ram[10]; /\* Receive data store erea \*/ #pragma section \* main : Main routine void main(void) #pragma asm mov.l #h'f000,sp ;Stack pointer initialize #pragma endasm { unsigned char dummy; dummy = MDCR.BYTE; /\* MCU mode set \*/ SYSCR.BYTE = 0x09; /\* Interrupt control mode set \*/ initialize(); /\* Initialize \*/ /\* Bus empty (BBSY=0) ? \*/ while(IIC0.ICCR.BIT.BBSY == 1); IICO.ICCR.BIT.MST = 1; /\* Master transmit mode set \*/ IIC0.ICCR.BIT.TRS = 1; /\* MST=1, TRS=1 \*/ /\* Start condition set \*/ set\_start(); trs\_slvadr\_a0(); /\* Slave address + W data transmit \*/ if(IICO.ICSR.BIT.ACKB == 0) /\* ACKB = 0 ? \*/ { trs\_memadr(); /\* EEPROM memory address data transmit \*/ /\* ACKB = 0 ? \*/ if(IIC0.ICSR.BIT.ACKB == 0) { set\_start(); /\* Re-start condition set \*/ trs\_slvadr\_a1(); /\* Slave address + R data transmit \*/ /\* ACKB = 0 ? \*/ if(IIC0.ICSR.BIT.ACKB == 0) { /\* ACKB = 0 \*/ IIC0.ICSR.BIT.ACKB = 0; IICO.ICCR.BIT.TRS = 0; /\* Master receive mode set \*/ dt\_rec\_ram[0] = IIC0.ICDR; /\* Dummy read \*/ IICO.ICCR.BIT.IRIC = 0; /\* IRIC = 0 \*/ IIC0.ICCR.BIT.IEIC = 1; /\* IEIC = 1 (IICIO interrupt enable) \*/

Rev. 2.0, 11/01, page 267 of 358

```
/* Interrupt enable */
              set_imask_ccr(0);
              while(rxedf == 0x00);
                                       /* rxedf != 0 ? */
             IICO.ICMR.BIT.WAIT = 1;
                                       /* WAIT = 1 */
             IIC0.ICSR.BIT.ACKB = 1;
                                      /* ACKB = 1 */
             dt_rec_ram[8] = IIC0.ICDR;
                                       /* 9th receive data read */
             IICO.ICCR.BIT.IRIC = 0;
                                       /* IRIC = 0 */
              IICO.ICCR.BIT.TRS = 1; /* Master transmit mode set */
             IICO.ICCR.BIT.IRIC = 0; /* 9th clock transmit (IRIC=0) */
              while(IICO.ICCR.BIT.IRIC == 0); /* 9th clock transmit end (IRIC=1) ? */
             dt_rec_ram[9] = IIC0.ICDR;
                                       /* 10th (last) receive data read */
             IICO.ICSR.BIT.ACKB = 0;
                                       /* ACKB = 0 */
             IICO.ICMR.BIT.WAIT = 0; /* WAIT = 0 */
         }
     }
   }
   set stop();
                                       /* Stop condition set */
   while(1);
                                       /* End */
}
* initialize : RAM & IICO Initialize
                                       *
void initialize(void)
{
   unsigned char i;
                                       /* Receive data counter */
   for(i=0; i<10; i++)</pre>
                                       /* Receive data store area initialize */
   {
```

```
dt\_rec\_ram[i] = 0x00;
    }
    rxedf = 0x00;
                                                      /* Receive end flag initialize */
    STCR.BYTE = 0 \times 00;
                                                      /* FLSHE = 0 */
    MSTPCR.BYTE.H = 0x3f;
                                                      /* DTC module stop mode reset */
    SAR1 = 0x0000ffde;
                                                      /* SAR = H'00FFDE (ICDR0) */
    MRA1 = 0x20;
                                                      /* MRA = H'20 */
    DAR1 = 0 \times 0000 = 100;
                                                      /* DAR = H'00E100 */
                                                      /* MRB = H'00 */
    MRB1 = 0 \times 00;
    CRA1 = 0 \times 0009;
                                                      /* CRA = H'0009 */
    CRB1 = 0 \times 0000;
                                                      /* CRB = H'0000 */
    DTC.VECR.BYTE = 0 \times 00i
                                                      /* SWDTE = 0, DTVEC = H'00 */
    DTC.ED.BIT.B4 = 1;
                                                      /* DTCED4 = 1 */
    MSTPCR.BYTE.L = 0x7f;
                                                      /* SCIO module stop mode reset */
    SCI0.SMR.BYTE = 0x00;
                                                      /* SCL0 pin function set */
    SCI0.SCR.BYTE = 0x00;
    MSTPCR.BYTE.L = 0xef;
                                                      /* IIC0 module stop mode reset */
    STCR.BYTE = 0x10;
                                                      /* IICE = 1 */
    DDCSWR.BYTE = 0 \times 0 f;
                                                      /* IIC bus format initialize */
                                                      /* ICE = 0 */
    IICO.ICCR.BYTE = 0x01;
    IICO.SAR.BYTE = 0 \times 00;
                                                      /* FS = 0 */
    IICO.SARX.BYTE = 0x01;
                                                      /* FSX = 1 */
    IICO.ICCR.BYTE = 0x81;
                                                      /* ICE = 1 */
                                                      /* ACKB = 0 */
    IICO.ICSR.BYTE = 0x00;
    STCR.BYTE = 0 \times 30;
                                                      /* IICX0 = 1 */
    IICO.ICMR.BYTE = 0x28;
                                                      /* Transfer rate = 100kHz */
    IICO.ICCR.BYTE = 0x89;
                                                      /* IEIC = 0, ACKE = 1 */
* set_start : Start condition set
```

void set\_start(void)

}

#### Rev. 2.0, 11/01, page 269 of 358

```
{
   IICO.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
                                    /* Start condition set (BBSY=1,SCP=0) */
   IICO.ICCR.BYTE = 0xbc;
   while(IIC0.ICCR.BIT.IRIC == 0);
                                    /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
                                     *
void set_stop(void)
{
  IICO.ICCR.BYTE = 0xb8;
                                   /* Stop condition set (BBSY=0,SCP=0) */
  while(IIC0.ICCR.BIT.BBSY == 1);
                                   /* Bus empty (BBSY=0) ? */
}
* trs_slvadr_a0 : Slave address + W data transmit *
void trs_slvadr_a0(void)
{
  IIC0.ICDR = 0xa0;
                                    /* Slave address + W data(H'A0) write */
  IICO.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
                                    /* Transmit end (IRIC=1) ? */
   while(IIC0.ICCR.BIT.IRIC == 0);
}
* trs_slvadr_a1 : Slave address + R data transmit *
void trs_slvadr_a1(void)
{
                                    /* Slave address + R data(H'A1) write */
   IIC0.ICDR = 0xal;
  IICO.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                    /* Transmit end (IRIC=1) ? */
}
```

```
* trs_memadr : EEPROM memory address data transmit *
****
void trs_memadr(void)
{
  IIC0.ICDR = 0x00;
                                    /* EEPROM memory address data(H'00) write */
                                    /* IRIC = 0 */
  IICO.ICCR.BIT.IRIC = 0;
                                    /* Transmit end (IRIC=1) ? */
  while(IIC0.ICCR.BIT.IRIC == 0);
}
* iici0 : IIC0 interrupt routine
                                   *
*****
#pragma interrupt(iici0)
void iici0(void)
{
   IIC0.ICCR.BIT.IRIC = 0;
                                    /* IRIC = 0 */
  IICO.ICCR.BIT.IEIC = 0;
                                    /* IEIC = 0 (IICI0 interrupt disable) */
  rxedf++;
                                    /* rxedf flag set */
}
```

# 4.8 Slave Transmission

## 4.8.1 Specifications

- Channel 0 of the I<sup>2</sup>C bus interface is used to transmit, from one H8S/2138 in the slavetransmission mode, 10 bytes of data to the master H8S/2138.
- The slave address of the H8S/2138 that acts as the slave transmitter is [0011100].
- The data to be transmitted is H'00, H'11, H'22, H'33, H'44, H'55, H'66, H'77, H'88, and H'99.
- The connection of devices to the I<sup>2</sup>C bus in this system is in the single-master configuration: there is one master device (H8S/2138) and one slave device (H8S/2138).
- The frequency of the transfer clock is 100 kHz.
- Figure 4.29 shows an example of such a connection between two H8S/2138s.



Figure 4.29 Example of Two H8S/2138s Connected in a Single-Master Configuration

• The  $I^2C$  bus format used in this example of a task is shown in Fig. 4.30.





# 4.8.2 Description of Operation

Figure 4.31 shows this example's principle of operation.



Figure 4.31 Slave Transmission: Principle of Operation

### 4.8.3 Description of Software

## (1) Description of Modules

Table 4.27 describes the details of the modules used in this example of a task.

 Table 4.27
 Description of Modules

Name	Label	Function
Main routine	main	Sets stack pointers and the MCU mode, and enables an interrupt.
Initial settings	initialize	Makes initial settings of IIC0.
Slave transmission	slv_trs	Uses slave transmission to transmit 10 bytes of data to the other H8S/2138.

## (2) Description of On-chip Registers

Table 4.28 describes the usage of on-chip registers in this example of a task.

Register		Function	Address	Setting		
ICDR0		Stores the data for transmission.	H'FFDE	_		
SAR0	FS	Along with the settings in the FSX bit of SARX0 and H'FFDF bit00 the SW bit of DDCSWR, sets the format for transfer.				
	SVA6	Hold the slave address of the slave H8S/2138.	H'FFDF	SVA6=0		
	to		bit7 to	SVA5=0		
	SVA0		bit1	SVA4=1		
				SVA3=1		
				SVA2=1		
				SVA1=0		
				SVA0=0		
SARX0	FSX	Along with the settings in the FS bit of SAR0 and the SW bit of DDSWR, sets the format for transfer.	H'FFDE bit01			

### Table 4.28On-chip Registers

Register		Function	Address	Setting
ICMR0	MLS	Sets data transfer as MSB first.	H'FFDF bit70	
	WAIT	Sets continuous transfer of data and acknowledge bits.	H'FFDF bit60	
	CKS2	Along with the setting in the IICX0 bit of STCR, set the frequency of the transfer clock to 100 kHz.	H'FFDF	CKS2=1
	to		bit5 to	CKS1=0
	CKS0		bit3	CKS0=1
	BC2	Set the number of bits for the next transfer in the $I^2C$ bus format to 9 (9 bits/frame).	H'FFDF	BC2=0
	to		bit2 to	BC1=0
	BC0		bit0	BC0=0
ICCR0	ICE	Controls access to the ICMR0, ICDR0/SAR, and SARX registers, and selects the operation (the port function for the SCL0/SDA0 pin) or non-operation (bus-drive state for the SCL/SDA pin) of the I <sup>2</sup> C bus interface.	H'FFD8 bit7	7 0/1
	IEIC	Disables the generation of interrupt requests by the $l^2C$ bus interface.	H'FFD8 bit6 0	
ICCR0	MST	Uses the I <sup>2</sup> C bus interface in its slave mode.	H'FFD8 bit5 1	
	TRS	Uses the I <sup>2</sup> C bus interface in its transmission mode.	H'FFD8 bit4 1	
	ACKE	Suspends the continuous transfer of data when the acknowledge bit is 1.	H'FFD8 bit3 1	
	BBSY	Confirms whether or not the I <sup>2</sup> C bus is occupied, and, in combination with the SCP bit, sets the start and stop conditions.	H'FFD8 bit2	2 0/1
	IRIC	Detects the start condition, determines the end of data transfer, and detects acknowledge = 1.	H'FFD8 bit1 0/1	
	SCP	Along with the BBSY bit, sets the start/stop conditions.	H'FFD8 bit0 0	
ICSR0	ACKB	Stores the acknowledgement received from the EEPROM during transmission. Sets the acknowledge bit for transmission to the EEPROM during reception.	H'FFD9 bit0	) -
STCR	IICX0	Along with the settings in CKS2 to CKS0 of ICMR0, selects the frequency of the transfer clock.	H'FFC3 bit5 1	
	IICE	Enables CPU access to the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	1
	FLSHE	Sets the control registers of the flash memory to non-selected.	H'FFC3 bit3 0	

# Table 4.28 On-chip Registers (Continued)
Register		Function	Address	Setting
DDCSWR	SWE	Prohibits automatic change from format-less transfer to transfer in the I <sup>2</sup> C bus format on the channel 0 I <sup>2</sup> C interface.	H'FEE6 bit7	0
	SW	Uses the channel 0 $I^2C$ interface in the $I^2C$ bus format.	H'FEE6 bit6	0
	IE	Prohibits interrupts during automatic changes of format.	H'FEE6 bit5	0
	CLR3	Control the initialization of the internal state of the	H'FEE6	CLR3=1
	to	I <sup>2</sup> C interface	bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRL	_MSTP7	Cancels the module-stopped mode for SCI channel 0.	H'FF87 bit7	0
	MSTP4	Cancels the module stopped mode for $I^2C$ channel 0.	H'FF87 bit4	0
SCR0	CKE1, 0	0 Make the I/O port setting for the P52/SCK0/SCL0	H'FFDA	CKE1=0
		pin.	bit1, 0	CKE0=0
SMR0	C/Ā	Sets the mode for SCI transfer on channel 0 as asynchronous.	H'FFD8 bit7	0
SYSCR	INTM1, 0	<ol> <li>Set the interrupt control mode of the interrupt controller to 1-bit control.</li> </ol>	H'FFC4	INTM1=0
			bit5, 4	INTM0=0
MDCR	MDS1, 0	61, 0 Set the MCU's operating mode to mode 3 by	H'FFC5	MDS1=1
		latching the input levels on the MD1 and 0 pins.	bit1, 0	MDS0=1

# Table 4.28 On-chip Registers (Continued)

## (3) Description of Variables

Table 4.29 describes the variables used in this task.

Variable	Function	Size	Initial Value	Module Name
dt_trs[0]	Stores first byte of data for transmission.	1 byte	H'00	slv_trs
dt_trs[1]	Stores second byte of data for transmission.	1 byte	H'11	slv_trs
dt_trs[2]	Stores third byte of data for transmission.	1 byte	H'22	slv_trs
dt_trs[3]	Stores fourth byte of data for transmission.	1 byte	H'33	slv_trs
dt_trs[4]	Stores fifth byte of data for transmission.	1 byte	H'44	slv_trs
dt_trs[5]	Stores sixth byte of data for transmission.	1 byte	H'55	slv_trs
dt_trs[6]	Stores seventh byte of data for transmission.	1 byte	H'66	slv_trs
dt_trs[7]	Stores eighth byte of data for transmission.	1 byte	H'77	slv_trs
dt_trs[8]	Stores nineth byte of data for transmission.	1 byte	H'88	slv_trs
dt_trs[9]	Stores tenth byte of data for transmission.	1 byte	H'99	slv_trs
i	Transmission data counter	1 byte	H'00	slv_trs
dummy	Stores the MDCR value.	1 byte	_	main
dmyrd	Storage for the value obtained by the dummy read.	1 byte	_	slv_trs

## Table 4.29 Description of Variables

## (4) Description of RAM Usage

In this example of a task, the only RAM used is that required for the variables.

#### 4.8.4 Flowcharts

#### (1) Main Routine



## (2) Subroutine for Making Initial Settings



#### (3) Slave Transmission Subroutine





#### 4.8.5 Program List

```
* H8S/2138 IIC bus application note
                                   *
 7.Slave transmit to H8S/2138
*
              File name : SVTxd.c
*
                                  *
              Fai : 20MHz
*
                                  *
               Mode : 3
                                   *
#include <stdio.h>
#include <machine.h>
#include "2138s.h"
/**********
* Prototype
void main(void);
                                   /* Main routine */
                                   /* IICO initialize */
void initialize(void);
                                   /* Slave transmit to H8S/2138 */
void slv_trs(void);
* Data table
                                   *
const unsigned char dt_trs[10] =
{
   0x00,
                                   /* 1st transmit data */
   0x11,
                                   /* 2nd transmit data */
   0x22,
                                   /* 3rd transmit data */
   0x33,
                                   /* 4th transmit data */
   0x44,
                                   /* 5th transmit data */
   0x55,
                                   /* 6th transmit data */
   0x66,
                                   /* 7th transmit data */
   0x77,
                                   /* 8th transmit data */
                                   /* 9th transmit data */
   0x88,
   0x99
                                   /* 10th transmit data */
};
```

```
* main : Main routine
****
void main(void)
#pragma asm
      mov.l #h'f000,sp
                                             ;Stack pointer initialize
#pragma endasm
{
    unsigned char dummy;
    dummy = MDCR.BYTE;
                                              /* MCU mode set */
    SYSCR.BYTE = 0 \times 09;
                                              /* Interrupt control mode set */
                                              /* Initialize */
    initialize();
                                              /* Interrupt enable */
    set_imask_ccr(0);
                                              /* Slave receive mode set */
    IICO.ICCR.BIT.MST = 0;
   IIC0.ICCR.BIT.TRS = 0;
                                              /* MST = 0, TRS = 0 */
                                              /* ACKB = 0 */
    IICO.ICSR.BIT.ACKB = 0;
    IICO.ICCR.BIT.IRIC = 0;
                                              /* IRIC = 0 */
                                              /* Receive end (IRIC=1) ? */
    while(IIC0.ICCR.BIT.IRIC == 0);
    if(IIC0.ICSR.BIT.AAS == 1)
                                              /* General call address receive ? */
    {
        if(IICO.ICSR.BIT.ADZ == 0)
        {
           if(IIC0.ICCR.BIT.TRS == 1)
                                             /* Transmit mode (TRS=1) ? */
           {
               slv_trs();
                                              /* Slave transmit */
            }
        }
    }
    while(IIC0.ICCR.BIT.BBSY == 1);
                                             /* Bus empty (BBSY=0) ? */
   while(1);/* End */
}
```

```
Rev. 2.0, 11/01, page 283 of 358
```

```
* initialize : IICO Initialize
void initialize(void)
{
   STCR.BYTE = 0 \times 00;
                                             /* FLSHE = 0 */
   MSTPCR.BYTE.L = 0x7f;
                                             /* SCI0 module stop mode reset */
   SCI0.SMR.BYTE = 0x00;
                                             /* SCL0 pin function set */
   SCI0.SCR.BYTE = 0x00i
   MSTPCR.BYTE.L = 0xef;
                                             /* IIC0 module stop mode reset */
   STCR.BYTE = 0 \times 10;
                                             /* IICE = 1 */
   DDCSWR.BYTE = 0x0f;
                                             /* IIC bus format initialize */
                                             /* ICE = 0 */
   IIC0.ICCR.BYTE = 0x01i
   IICO.SAR.BYTE = 0x38;
                                             /* FS = 0 */
   IICO.SARX.BYTE = 0x01;
                                             /* FSX = 1 */
   IIC0.ICCR.BYTE = 0x81;
                                             /* ICE = 1 */
                                             /* ACKB = 0 */
   IIC0.ICSR.BYTE = 0x00i
                                             /* IICX0 = 1 */
   STCR.BYTE = 0 \times 30;
   IICO.ICMR.BYTE = 0x28;
                                             /* Transfer rate = 100kHz */
   IIC0.ICCR.BYTE = 0x89;
                                             /* IEIC = 0, ACKE = 1 */
}
* slv_trs : Slave transmit to H8S/2138
void slv_trs(void)
{
                                            /* Transmit data counter initialize */
   unsigned char i = 0;
   unsigned char dmyrd;
                                             /* Dummy read data store */
   IICO.ICDR = dt_trs[i++];
                                            /* 1st transmit data write */
   IIC0.ICCR.BIT.IRIC = 0;
                                            /* IRIC = 0 */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                             /* Transmit end (IRIC=1) ? */
   while(IIC0.ICSR.BIT.ACKB == 0)
                                            /* Transmit continue (ACKB=0) ? */
    {
       IICO.ICDR = dt_trs[i++];
                                             /* Transmit data write */
```

Rev. 2.0, 11/01, page 284 of 358

}

# 4.9 Slave Reception

## 4.9.1 Specifications

- One H8S/2138 in slave receive mode receives, through channel 0 of its I<sup>2</sup>C bus interface, 10 bytes of data from another H8S/2138.
- The slave address of the H8S/2138 that acts as the slave receiver is [0011100].
- The connection of devices to the I<sup>2</sup>C bus in this system is in the single-master configuration: there is one master device (H8S/2138) and one slave device (H8S/2138).
- The frequency of the transfer clock is 100 kHz.
- The slave receiver uses the output of its acknowledge bit to control the number of bytes it receives.
- Figure 4.32 shows an example of such a connection between two H8S/2138s.



## Figure 4.32 Example of Two H8S/2138s Connected in a Single-Master Configuration

• The I<sup>2</sup>C bus format used in this example of a task is shown in Fig. 4.33.



Figure 4.33 Transfer Format Used in this Example of a Task



### 4.9.2 Description of Operation





Figure 4.34 Slave Reception: Principle of Operation

## 4.9.3 Description of Software

## (1) Descriptions of modules

Table 4.30 describes the functions of the modules used in this example of a task.

Table 4.30Descriptions of Modules

Name	Label	Function
Main Routine	main	Sets stack pointers and the MCU mode, and enables an interrupt.
Initial Settings	initialize	Sets the RAM area to be used and makes initial settings of IIC0.
Slave reception	slv_rec	Uses slave reception to receive 10 bytes of data from the other H8S/2138.

### (2) Description of On-chip Registers

Table 4.31 describes the usage of on-chip registers in this example of a task.

Table 4.31	<b>On-chip Registers</b>
------------	--------------------------

Register		Function Address Setting		
ICDR0		Stores the received data.	H'FFDE	_
SAR0	SVA6	Hold the slave address of the slave H8S/2138.	H'FFDF	SVA6=0
	to		bit7 to	SVA5=0
	SVA0		bit1	SVA4=1
				SVA3=1
				SVA2=1
				SVA1=0
				SVA0=0
FS Along with the settings in the FSX bit of SARX0 and H'FFDF bit the SW bit of DDCSWR, sets the format for transfer.		00		
SARX0	FSX	Along with the settings in the FS bit of SAR0 and H'FFDE bit01 the SW bit of DDSWR, sets the format for transfer.		101

Register		Function	Address	Setting
ICMR0	MLS	Sets data transfer as MSB first.	H'FFDF bit	70
	WAIT	Sets continuous transfer of data and acknowledge bits.	H'FFDF bit	60
	CKS2	Along with the setting in the IICX0 bit of STCR, set	H'FFDF	CKS2=1
	to	the frequency of the transfer clock to 100 kHz.	bit5 to	CKS1=0
	CKS0		bit3	CKS0=1
	BC2	Set the number of bits for the next transfer in the $I^2C$	H'FFDF	BC2=0
	to	bus format to 9 (9 bits/frame).	bit2 to	BC1=0
	BC0		bit0	BC0=0
ICCR0	ICE	Controls access to the ICMR0, ICDR0/SAR, and SARX registers, and selects the operation (the port function for the SCL0/SDA0 pin) or non-operation (bus-drive state for the SCL/SDA pin) of the I <sup>2</sup> C bus interface.	H'FFD8 bit	7 0/1
	IEIC	Disables the generation of interrupt requests by the I <sup>2</sup> C bus interface.	H'FFD8 bit	60
ICCR0	MST	Uses the I <sup>2</sup> C bus interface in its slave mode.	H'FFD8 bit	51
	TRS	Uses the I <sup>2</sup> C bus interface in its reception mode.	H'FFD8 bit	4 1
	ACKE	Suspends the continuous transfer of data when the acknowledge bit is 1.	H'FFD8 bit	3 1
	BBSY	Confirms whether or not the I <sup>2</sup> C bus is occupied, and, in combination with the SCP bit, sets the start and stop conditions.	H'FFD8 bit	2 0/1
	IRIC	Detects the start condition, determines the end of data transfer, and detects acknowledge = 1.	H'FFD8 bit	1 0/1
	SCP	Along with the BBSY bit, sets the start/stop conditions.	H'FFD8 bit	0 0
ICSR0	ACKB	Stores the data that has, in accordance with the timing of the output of the slave device's acknowledge bit, been output by the other device.	H'FFD9 bit0 0/1	
STCR	IICX0	Along with the settings in CKS2 to CKS0 of ICMR0, selects the frequency of the transfer clock.	H'FFC3 bit	51
	IICE	Enables CPU access to the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit	4 1
	FLSHE	Sets the control registers of the flash memory to non-selected.	H'FFC3 bit	30

 Table 4.31
 On-chip Registers (Continued)

Register		Function	Address	Setting
DDCSWR	SWE	Prohibits automatic change from format-less transfer to transfer in the I <sup>2</sup> C bus format on the channel 0 I <sup>2</sup> C interface.	H'FEE6 bit7	0
	SW	Uses the channel 0 I <sup>2</sup> C interface in the I <sup>2</sup> C bus format.	H'FEE6 bit6	0
	IE	Prohibits interrupts during automatic changes of format.	H'FEE6 bit5	0
	CLR3	Control the initialization of the internal state of the	H'FEE6	CLR3=1
	to	I <sup>2</sup> C interface	bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRL	_MSTP7	Cancels the module-stopped mode for SCI channel 0.	H'FF87 bit7	0
	MSTP4	Cancels the module stopped mode for $I^2C$ channel 0.	H'FF87 bit4	0
SCR0	CKE1, 0	Make the I/O port setting for the P52/SCK0/SCL0	H'FFDA	CKE1=0
		pin.	bit1, 0	CKE0=0
SMR0	C/Ā	Sets the mode for SCI transfer on channel 0 as asynchronous.	H'FFD8 bit7	0
SYSCR	INTM1, 0	I I	H'FFC4	INTM1=0
		controller to 1-bit control.	bit5, 4	INTM0=0
MDCR	MDS1, 0	1, 0 Set the MCU's operating mode to mode 3 by	H'FFC5	MDS1=1
	latching the input levels on the MD1 and 0 pi		bit1, 0	MDS0=1

## Table 4.31 On-chip Registers (Continued)

## (3) Description of Variables

Table 4.32 describes the variables used in this task example.

## Table 4.32 Description of Variables

Variables	s Function	Size	Initial Value	Name of Using Module
i	Received data counter	1 byte	H'00	initialize
dummy	Value read from MDCR	1 byte	_	main
dmyrd	ICDR0 dummy-read value	1 byte	_	slv_trs

## (4) Description of RAM Usage

Table 4.33 describes the RAM used in this task example.

## Table 4.33 Description of RAM Usage

Label	Function	Size	Address	Name of Using Module
dt_rec[i]	Stores the received data.	10 bytes	H'E100	initialize
			to	slv_rec
			H'E109	

### 4.9.4 Flowcharts

#### (1) Main Routine



Rev. 2.0, 11/01, page 293 of 358

#### Renesas

### (2) Subroutine for Making Initial Settings





#### (3) Slave Reception Subroutine





#### 4.9.5 Program List

\* H8S/2138 IIC bus application note \* 8.Slave receive from H8S/2138 File name : SVRxd.c \* \* Fai : 20MHz \* \* Mode : 3 \* #include <stdio.h> #include <machine.h> #include "2138s.h" \* Prototype void main(void); /\* Main routine \*/ void initialize(void); /\* RAM & IICO initialize \*/ void slv\_rec(void); /\* Slave transmit to H8S/2138 \*/ \* RAM allocation #pragma section ramarea unsigned char dt\_rec[10]; /\* Receive data store area \*/ #pragma section \* main : Main routine \*\*\*\*\* void main(void) #pragma asm mov.l #h'f000,sp ;Stack pointer initialize #pragma endasm { unsigned char dummy; dummy = MDCR.BYTE; /\* MCU mode set \*/

Rev. 2.0, 11/01, page 297 of 358

#### Renesas

```
SYSCR.BYTE = 0 \times 09i
                                              /* Interrupt control mode set */
    initialize();
                                              /* Initialize */
                                              /* Interrupt enable */
    set_imask_ccr(0);
                                             /* Slave receive mode set */
    IIC0.ICCR.BIT.MST = 0;
                                              /* MST = 0, TRS = 0 */
    IICO.ICCR.BIT.TRS = 0;
    IICO.ICSR.BIT.ACKB = 0;
                                              /* ACKB = 0 */
                                              /* IRIC = 0 */
   IICO.ICCR.BIT.IRIC = 0;
    while(IIC0.ICCR.BIT.IRIC == 0);
                                             /* Slave address receive end ? */
    if(IICO.ICSR.BIT.AAS == 1)
                                             /* General call address receive ? */
    {
       if(IIC0.ICSR.BIT.ADZ == 0)
       {
           if(IIC0.ICCR.BIT.TRS == 0)
                                            /* Slave receive mode (TRS=0) ? */
           {
              slv_rec();
                                             /* Slave receive */
           }
      }
    }
    while(IIC0.ICCR.BIT.BBSY == 1);
                                             /* Bus empty (BBSY=0) ? */
                                              /* End */
   while(1);
}
* initialize : RAM & IICO Initialize
                                             *
void initialize(void)
{
   unsigned char i=0;
                                             /* Receive data counter initialize */
   for(i=0; i<10; i++)
                                             /* Receive data store area initialize */
    {
      dt_rec[i] = 0x00;
    }
```

```
/* FLSHE = 0 */
    STCR.BYTE = 0 \times 00;
    MSTPCR.BYTE.L = 0x7f;
                                                 /* SCIO module stop mode reset */
    SCI0.SMR.BYTE = 0x00;
                                                 /* SCL0 pin function set */
    SCI0.SCR.BYTE = 0x00;
                                                 /* IIC0 module stop mode reset */
    MSTPCR.BYTE.L = 0xef;
                                                 /* IICE = 1 */
    STCR.BYTE = 0x10;
    DDCSWR.BYTE = 0x0f;
                                                 /* IIC bus format initialize */
                                                 /* ICE = 0 */
    IICO.ICCR.BYTE = 0x01;
    IICO.SAR.BYTE = 0x38;
                                                 /* FS = 0 , Slave address = b'0011100*/
    IICO.SARX.BYTE = 0x01;
                                                 /* FSX = 1 */
                                                 /* ICE = 1 */
    IICO.ICCR.BYTE = 0x81;
    IICO.ICSR.BYTE = 0x00;
                                                 /* ACKB = 0 */
                                                 /* IICX0 = 1 */
    STCR.BYTE = 0x30;
   IICO.ICMR.BYTE = 0x28;
                                                 /* Transfer rate = 100kHz */
                                                 /* IEIC = 0, ACKE = 1 */
   IICO.ICCR.BYTE = 0x89;
* slv_rec : Slave receive from H8S/2138
******
void slv_rec(void)
    unsigned char i;
                                                 /* Receive data counter initialize */
    unsigned char dmyrd;
                                                 /* Dummy read data store area */
    IICO.ICSR.BIT.ACKB = 0;
                                                 /* ACKB = 0 */
    dmyrd = IIC0.ICDR;
                                                 /* Dummy read (Receive start) */
                                                 /* IRIC = 0 */
    IICO.ICCR.BIT.IRIC = 0;
    while(IIC0.ICCR.BIT.IRIC == 0);
                                                /* Receive end (IRIC=1) ? */
    for(i=0; i<8; i++)</pre>
    {
        dt_rec[i] = IIC0.ICDR;
                                                /* Receive data read */
                                                /* IRIC = 0 */
        IICO.ICCR.BIT.IRIC = 0;
                                                /* Receive end (IRIC=1) ? */
        while(IIC0.ICCR.BIT.IRIC == 0);
    }
```

}

{

```
Rev. 2.0, 11/01, page 299 of 358
```

Rev. 2.0, 11/01, page 300 of 358

}

# 4.10 Example of Processing Bus Disconnection

## 4.10.1 Specification

- Writes 5 bytes of data to the EEPROM (HN58X2408) by having the H8S/2138 transmit, as the master device, on its channel 0 I<sup>2</sup>C bus interface.
- The slave address of the EEPROM to be connected is [1010000]; the data is written to addresses H'00 to H'04 in the EEPROM's memory.
- The data to be written is [H'A1, H'B2, H'C3, H'D4, and H'E5].
- If the bus is disconnected during the transfer of data, the program stops the transfer clock (from the transmitting master device) is stopped 8 cycles into the transmission of the third byte, clears the ICE bit of ICCR0 to 0, and places the IIC0 module in its non-operational state (i.e., the SCL0/SDA0 pin is set to have a port function). After the period of an EEPROM write cycle has elapsed, the process of writing the 5 bytes of data to the EEPROM starts again, from the beginning.
- The devices are connected to the I<sup>2</sup>C bus of this system in a single-master configuration with one master device (H8S/2138) and one slave device (H8S/2138).
- The transfer clock frequency is 100 kHz.
- Figure 4.35 shows an example of such a connection between a H8S/2138 and an EEPROM.



Figure 4.35 An Example of the Connection of a H8S/2138 and an EEPROM.

• The I<sup>2</sup>C bus format used in this example of a task is shown in figure 4.36.



Figure 4.36 Transfer Format Used in this Example of a Task

Rev. 2.0, 11/01, page 302 of 358

#### 4.10.2 Description of Operation





Figure 4.37 Principle of Operation when the Bus is Temporarily Disconnected

#### Rev. 2.0, 11/01, page 303 of 358

#### Renesas

## 4.10.3 Description of Software

## (1) Description of Modules

Table 4.33 describes the modules used in this example of a task.

Table 4.33	Module Description
------------	--------------------

Name	Label	Function
Main routine	main	Sets the stack pointer and the MCU mode, and enables an interrupt.
Initial setting	initialize	Makes initial settings of IIC0.
Master transmission 1	mst_trs_1	Uses master transmission to transmit 5 bytes of data to the EEPROM.
Master transmission 2	mst_trs_2	Uses master transmission to transmit 5 bytes of data to the EEPROM.
Start-condition setting	set_start	Sets the start condition.
Stop-condition setting	set_stop	Sets the stop condition.
Transmission of slave address + W	trs_slvadr_a0	Transmits the EEPROM's slave address + W bit as data (H'A0).
Transmission of location in EEPROM	trs_memadr	Transmits the address of a location within the EEPROM (H'00) as data.
Wait1	wait_1	Waits for 5 $\mu$ s (in 20-MHz operation).
Wait2	wait_2	Waits for 10 $\mu$ s (in 20-MHz operation).

## (2) Description of On-chip Registers

Table 4.34 the usage of on-chip registers in this example of a task.

Register		Function	Address	Setting
ICDR0		Stores the data for transmission.	H'FFDE	_
SAR0	FS	Along with the settings in the FSX bit of SARX0 and H'FFDF bit0 0 the SW bit of DDCSWR, sets the format for transfer.		
SARX0	FSX	Along with the settings in the FS bit of SAR0 and the SW bit of DDSWR, sets the format for transfer.	H'FFDE bit	01

Register		Function	Address	Setting
ICMR0	MLS	Sets data transfer as MSB first.	H'FFDF bit7	0
	WAIT	Sets whether to insert wait cycles between the data bits and the acknowledge bit.	H'FFDF bite	S 0/1
	CKS2	the frequency of the transfer clock to 100 kHz.	H'FFDF	CKS2=1
	to		bit5 to	CKS1=0
	CKS0		bit3	CKS0=1
	BC2	Set the number of bits for the next transfer in the $I^2C$ bus format to 9 (9 bits/frame).	H'FFDF	BC2=0
	to		bit2 to	BC1=0
	BC0		bit0	BC0=0
ICCR0	ICE	Controls access to the ICMR0, ICDR0/SAR, and SARX registers, and selects the operation (the port function for the SCL0/SDA0 pin) or non-operation (bus-drive state for the SCL/SDA pin) of the I <sup>2</sup> C bus interface.	H'FFD8 bit7	7 0/1
	IEIC	Disables the generation of interrupt requests by the I <sup>2</sup> C bus interface.	H'FFD8 bite	60
	MST	Uses the I <sup>2</sup> C bus interface in its master mode.	H'FFD8 bit5	51
	TRS	Uses the I <sup>2</sup> C bus interface in its transmission mode.	H'FFD8 bit4	1
	ACKE	Suspends the continuous transfer of data when the acknowledge bit is 1.	H'FFD8 bit3	31
	BBSY	Confirms whether or not the I <sup>2</sup> C bus is occupied, and, in combination with the SCP bit, sets the start and stop conditions.	H'FFD8 bit2	2 0/1
	IRIC	Detects the start condition, determines the end of data transfer, and detects acknowledge = 1.	H'FFD8 bit1	0/1
	SCP	Along with the BBSY bit, sets the start/stop conditions.	H'FFD8 bit0	00
CSR0	ACKB	Stores the acknowledgement to be transmitted to the EEPROM during the receive operation.	H'FFD9 bit0	) —
STCR	IICX0	Along with the settings in CKS2 to CKS0 of ICMR0, selects the frequency of the transfer clock.	H'FFC3 bit5	51
	IICE	Enables CPU access to the data and control registers of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	1
	FLSHE	Sets the control registers of the flash memory to non-selected.	H'FFC3 bit3	30

# Table 4.34 On-chip Registers (cont)

Register		Function	Address	Setting
DDCSWR	SWE	Prohibits automatic changeover from format-less transfer to transfer in the I <sup>2</sup> C bus format on the channel 0 I <sup>2</sup> C interface.	H'FEE6 bit7	0
	SW	Uses the channel 0 $I^2C$ interface in the $I^2C$ bus format.	H'FEE6 bit6 0	
	IE	Prohibits interrupts during automatic changes of format.	H'FEE6 bit5 0	
	CLR3	Control the initialization of the internal state of the channel 0 I <sup>2</sup> C interface	H'FEE6	CLR3=1
	to		bit3 to	CLR2=1
	CLR0		bit0	CLR1=1
				CLR0=1
MSTPCRLMSTP7		Cancels the module-stopped mode for SCI channel 0.	H'FF87 bit7	0
	MSTP4	Cancels the module stopped mode for $I^2C$ channel 0.	H'FF87 bit4	0
SCR0	CKE1, 0	Make the I/O port setting for the P52/SCK0/SCL0 pin.	H'FFDA	CKE1=0
			bit1, 0	CKE0=0
SMR0	C/Ā	Sets the mode for SCI transfer on channel 0 as asynchronous.	H'FFD8 bit7	0
SYSCR	INTM1, 0	Set the interrupt-control mode of the interrupt controller to 1-bit control.	H'FFC4	INTM1=0
			bit5, 4	INTM0=0
MDCR	MDS1, 0	Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.	H'FFC5	MDS1=1
			bit1, 0	MDS0=1
P5DDR	P52DDR	Sets the P52 pin to act as an output pin.	H'FFB8 bit2	1
P5DR	P52DR	Sets the data for output on the P52 pin.	H'FFBA bit2	2 0/1
P9DDR	P97DDR	Sets the P97 pin to act as an output pin.	H'FFC0 bit7	1
P9DR	P97DR	Sets the data for output on the P97 pin.	H'FFC1 bit7	0/1

# Table 4.34 On-chip Registers (cont)

## (3) Description of Variables

Table 4.35 describes the variables used in this task.

## Table 4.35 Description of Variables

Variable	Function	Size	Initial Value	Name of Using Module
i	Transmission data counter	1 byte	H'00	mst_trs_1
				mst_trs_2
dummy	Stores the MDCR value.	1 byte	_	main
dt_trs[i]	5 bytes transmission data	5 bytes	_	mst_trs_1
				mst_trs_2

## (4) Description of RAM Usage

In this example of a task, the only RAM used is that required for the variables.

## 4.10.4 Flowcharts

### (1) Main Routine





## (2) Subroutine for Making Initial Settings



#### (3) Master transmission 1 subroutine




#### (4) Master Transmission 2 Subroutine



## (5) Subroutine for Setting the Start Condition



Clear IRIC to 0 so that it indicates whether or not the start condition has been detected.

Set ICCR0's BBSY to 1 and SCP to 0 to issue the start condition.

Has the start condition been detected on the bus lines?

## (6) Subroutine for Setting the Stop Condition



## (7) Subroutine for transmitting the slave address + W bit



# (8) Subroutine for transmitting the location within the EEPROM



#### (9) WAIT1 subroutine



# (10) WAIT2 subroutine



#### 4.10.5 Program List

```
* H8S/2138 IIC bus application note
                                     *
  9.Error process in single master transmit *
               File name : Error.c
*
                                     *
               Fai : 20MHz
                                  *
                Mode
                       : 3
                                     *
#include <stdio.h>
#include <machine.h>
#include "2138s.h"
* Prototype
void main(void);
                                      /* Main routine */
void initialize(void);
                                      /* IICO initialize */
void mst_trs_1(void);
                                      /* Master transmit 1 */
                                      /* Master transmit 2 */
void mst_trs_2(void);
                                      /* Start condition set */
void set_start(void);
void set_stop(void);
                                      /* Stop condition set */
void trs_slvadr_a0(void);
                                      /* Slave address + W data transmit */
void trs_memadr(void);
                                      /* EEPROM memory address data transmit */
void wait_1(void);
                                      /* Wait 1 (5µs) */
void wait_2(void);
                                      /* Wait 2 (10ms) */
* Data table
const unsigned char dt_trs[5] =
                                     /* Transmit data (5 byte) */
{
   0xal,
                                      /* 1st transmit data */
   0xb2,
                                      /* 2nd transmit data */
                                      /* 3rd transmit data */
   0xc3,
   0xd4,
                                      /* 4th transmit data */
   0xe5
                                      /* 5th transmit data */
```

}; \* main : Main routine \* void main(void) #pragma asm mov.l #h'f000,sp ;Stack pointer initialize #pragma endasm { unsigned char dummy; /\* MCU mode set \*/ dummy = MDCR.BYTE; SYSCR.BYTE = 0x09; /\* Interrupt control mode set \*/ /\* Initialize \*/ initialize(); /\* Interrupt enable \*/ set\_imask\_ccr(0); /\* Master transmit to EEPROM 1 \*/ mst\_trs\_1(); wait\_1(); /\* 5µs wait \*/ /\* P52DR = 0 \*/ P5.DR.BYTE = 0x00;P5.DDR = 0x04;/\* P52DDR = 1 \*/

/\* P97DR = 0 \*/ P9.DR.BYTE = 0x00;/\* P97DDR = 1 \*/ P9.DDR = 0x80;/\* 5µs wait \*/ wait\_1(); /\* P52DR = 1 \*/ P5.DR.BYTE = 0x04;/\* 5µs wait \*/ wait\_1(); /\* P92DR = 1 \*/ P9.DR.BYTE = 0x80; /\* 5µs wait \*/ wait\_1(); /\* P52DR = 0 \*/  $P5.DR.BYTE = 0 \times 00;$ /\* P97DR = 0 \*/ P9.DR.BYTE = 0x00;wait\_2(); /\* 10ms wait (EEPROM write cycle) \*/ initialize(); /\* IICO initialzie \*/ /\* Master transmit to EEPROM 2 \*/ mst\_trs\_2();

Rev. 2.0, 11/01, page 318 of 358

```
while(1);/* End */
```

}

```
* initialize : IICO Initialize
void initialize(void)
{
   STCR.BYTE = 0 \times 00i
                                            /* FLSHE = 0 */
   MSTPCR.BYTE.L = 0x7f;
                                             /* SCIO module stop mode reset */
   SCI0.SMR.BYTE = 0x00;
                                             /* SCL0 pin function set */
   SCI0.SCR.BYTE = 0x00;
   BSC.WSCR.BYTE = 0x33;
                                             /* SDA0 pin function set */
   MSTPCR.BYTE.L = 0xef;
                                             /* IICO module stop mode reset */
   STCR.BYTE = 0 \times 10;
                                             /* IICE = 1 */
   DDCSWR.BYTE = 0x0f;
                                             /* IIC bus format initialize */
                                             /* ICE = 0 */
   IICO.ICCR.BYTE = 0x01;
   IICO.SAR.BYTE = 0x00;
                                             /* FS = 0 */
   IICO.SARX.BYTE = 0x01;
                                             /* FSX = 1 */
                                             /* ICE = 1 */
   IICO.ICCR.BYTE = 0x81;
   IICO.ICSR.BYTE = 0x00;
                                             /* ACKB = 0 */
   STCR.BYTE = 0x30;
                                             /* IICX0 = 1 */
   IICO.ICMR.BYTE = 0x28;
                                             /* Transfer rate = 100kHz */
                                             /* IEIC = 0, ACKE = 1 */
   IICO.ICCR.BYTE = 0x89;
}
* mst_trs_1 : Master transmit to EEPROM 1
*****
void mst_trs_1(void)
{
   unsigned char i;
                                             /* Transmit data counter */
   while(IIC0.ICCR.BIT.BBSY == 1);
                                            /* Bus empty (BBSY=0) ? */
   IICO.ICCR.BIT.MST = 1;
                                            /* Master transmit mode set */
                                             /* MST = 1, TRS = 1 */
   IICO.ICCR.BIT.TRS = 1;
                                             /* Start condition set */
   set_start();
```

#### RENESAS

#### Rev. 2.0, 11/01, page 319 of 358

```
trs_slvadr_a0();
                                               /* Slave address + W data transmit */
    trs_memadr();
                                               /* EEPROM memory address data transmit */
    for(i=0; i<2; i++)</pre>
    {
       IIC0.ICDR = dt_trs[i];
                                              /* Transmit data write */
       IICO.ICCR.BIT.IRIC = 0;
                                              /* IRIC = 0 */
       while(IIC0.ICCR.BIT.IRIC == 0);
                                              /* Transmit end (IRIC=1) ? */
    }
    IICO.ICMR.BIT.WAIT = 1;
                                               /* WAIT = 1 */
                                               /* 3rd transmit data write */
   IICO.ICDR = dt_trs[i];
    IICO.ICCR.BIT.IRIC = 0;
                                               /* IRIC = 0 */
                                               /* Transmit end (IRIC=1) ? */
    while(IIC0.ICCR.BIT.IRIC == 0);
                                               /* 5µs wait */
   wait_1()
   wait_1();
                                               /* 5µs wait */
   IICO.ICCR.BIT.ICE = 0;
                                               /* ICE = 0 */
* mst_trs_2 : Master transmit to EEPROM 2
void mst_trs_2(void)
   unsigned char i;
                                               /* Transmit data counter */
                                               /* Matser transmit mode set */
   IICO.ICCR.BIT.MST = 1;
   IICO.ICCR.BIT.TRS = 1;
                                               /* MST = 1, TRS = 1 */
                                               /* Start condition set */
   set_start();
    trs_slvadr_a0();
                                               /* Slave address + W data transmit */
    if(IICO.ICSR.BIT.ACKB == 0)
                                              /* ACKB = 0 ? */
    {
        trs_memadr();
                                               /* EEPROM memory address data transmit */
        if(IIC0.ICSR.BIT.ACKB == 0)
                                              /* ACKB = 0 ? */
```

```
Rev. 2.0, 11/01, page 320 of 358
```

{

for(i=0; i<5; i++)

{

}

{

```
IICO.ICDR = dt_trs[i];
                             /* Transmit data write */
          if(IICO.ICSR.BIT.ACKB == 1) /* ACKB = 0 ? */
          {
            break;
          }
       }
     }
  }
  set stop();
                              /* Stop condition set */
}
* set_start : Start condition set
void set_start(void)
{
  IIC0.ICCR.BIT.IRIC = 0;
                             /* IRIC = 0 */
                             /* Start condition set (BBSY=1,SCP=0) */
 IICO.ICCR.BYTE = 0xbc;
 hile(IIC0.ICCR.BIT.IRIC == 0);
                             /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
                             *
void set_stop(void)
{
 IIC0.ICCR.BYTE = 0xb8;
                             /* Stop condition set (BBSY=0,SCP=0) */
                             /* Bus empty (BBSY=0) ? */
 while(IIC0.ICCR.BIT.BBSY == 1);
}
* trs_slvadr_a0 : Slave addres + W data transmit *
void trs_slvadr_a0(void)
```

```
{
  ICO.ICDR = 0xa0;
                                  /* Slave address + W data(H'A0) write */
                                  /* IRIC = 0 */
  IICO.ICCR.BIT.IRIC = 0;
  while(IIC0.ICCR.BIT.IRIC == 0);
                                  /* Transmit end (IRIC=1) ? */
}
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
  IIC0.ICDR = 0x00;
                                  /* EEPROM memory address data(H'00) write */
  IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
 while(IIC0.ICCR.BIT.IRIC == 0);
                                 /* Transmit end (IRIC=1) ? */
}
* wait_1 : xxms wait
                                  *
void wait 1(void)
{
#pragma asm
     push.w r0
                                  ;Push R0
     mov.b #h'la,r0l
                                  ;Decrement data set
wait1_1:
     dec.b r0l
                                  ;Decrement
     bne wait1_1
                                  ;Decrement end ?
     pop.w r0 ;Pop R0
#pragma endasm
}
* wait_2 : 10ms wait
void wait_2(void)
{
#pragma asm
```

	push.l	er0	;Push ER0		
	mov.l	#h'00010800,er0	;Decrement data set		
wait2_1:					
	dec.l	#1,er0	;Decrement		
	bne	wait2_1	;Decrement end ?		
	pop.l	er0	;Pop ER0		
#pragma endasm					

}

# 4.11 Bus Conflict

# 4.11.1 Specifications

- The system is in a multiple-task configuration with master devices 1 and 2 (H8S/2138) and a slave device (EEPROM: HN58X2408).
- When the IRQ interrupt switch which is connected to masters 1 and 2 is pressed, masters 1 and 2 write 2 bytes of data to the slave device.
- The data transmitted from master 1 displays "10" in the 7-segment LED.
- The data transmitted from master 2 displays "20" in the 7-segment LED.
- Since masters 1 and 2 attempt to start the transmission of data at the same time, a bus conflict occurs. In this case, the master that has acquired the bus right continues to write data to the EEPROM and lights up the LED. The master that failed to acquire the bus right reads the data written by the other master from the EEPROM and displays the data on the 7-segment LED after the other master has finished writing to the EEPROM.
- The slave address of the EEPROM, which is the slave device in this example, is [1010000]. Data is read from and written to the locations at addresses H'00 and H'01 in the EEPROM.
- The frequency of the transfer clock, for both receiving and transmission, is 100 kHz.
- Figure 4.38 shows the configuration of the system used in this example of a task.





The  $I^2C$  bus format used in this example of a task is shown in figure 4.39.





• The I<sup>2</sup>C bus interface that is incorporated in H8S Series products includes the procedure for adjusting communications shown in figure 4.40 as well as the procedures described in section 1.4, Procedures for Adjusting Communications. Each master device monitors the bus line on the falling edge of SCL. When the level on the bus line does not match the level a master is attempting to put out, that master's output stage is cutoff.



Figure 4.40 Method of Detecting Bus Arbitration

In this example, masters 1 and 2 are attempting to simultaneously transmit data to the same slave device. Since the first lot of data sent (first frame) is the slave address plus the W bit, and this is immediately followed by the address of a location within the EEPROM's memory, both masters are initially sending the same data. The conflict thus does not arise until the third frame, the data to be stored at the first location in the EEPROM, is sent. The third frame of the data for transmission (the first byte is a transmission data) by master 1 is H'F9 while the third from master 2 is H'A4, so the first difference that appears is when master 2 sets SDA to its low level. For reasons that are explained in more detail in section 1.4, master 2 thus acquires bus mastership (see figure 4.41).



• The connections between the 7-segment LED and the H8S/2138 used in this example of a task is shown in figure 4.42. The segments of each of the LEDs are lit by the output of low levels

from ports 2 or 4.



Display	P20	P21	P22	P23	P24	P25	P26	P27	Display	P20	P21	P22	P23	P24	P25	P26	P27
0	1	1	0	0	0	0	0	0	8	1	0	0	0	0	0	0	0
1	1	1	1	1	1	0	0	1	9	1	0	0	1	0	0	0	0
2	1	0	1	0	0	1	0	0	Α	1	0	0	0	1	0	0	0
3	1	0	1	1	0	0	0	0	В	1	0	0	0	0	0	1	1
4	1	0	0	1	1	0	0	1	С	1	1	0	0	0	1	1	0
5	1	0	0	1	0	0	1	0	D	1	0	1	0	0	0	0	1
6	1	0	0	0	0	0	1	0	Е	1	0	0	0	0	1	1	0
7	1	1	0	1	1	0	0	0	F	1	0	0	0	1	1	1	0

Figure 4.42 7-segment LED Connection Diagram

Rev. 2.0, 11/01, page 329 of 358

# 4.11.2 Operation Description



Figure 4.43 shows this example's principle of operation.

#### Figure 4.43 Operation in a Bus Conflict

# 4.11.3 Description of Software

# (1) Description of Modules

Table 4.36 describes the modules used in this example of a task.

Name	Label	Function
Main routine	main	Sets the stack pointer, MCU mode, and IRQ6 interrupt, and enables interrupts. When this device has acquired bus mastership, transmits 2 bytes of data by master transmission and lights the LED. When it is unable to acquire the bus, it acts as a master receiver to receive 2 bytes of data and displays the data on the 7-segment LED to which this master is attached.
Initial setting	initialize	Makes initial settings for the RAM, ports, and IIC0.
Start-condition setting	set_start	Sets the start condition.
Stop-condition setting	set_stop	Sets the stop condition.
Transmission of slave address + W	trs_slvadr_a0	Transmits the EEPROM's slave address + W bit as data (H'A0).
Transmission of slave address + R	trs_slvadr_a1	Transmits the EEPROM's slave address + R bit as data (H'A1).
Transmission of location in EEPROM	trs_memadr	Transmits the address of a location within the EEPROM as data (H'00).
Wait	wait_1	Waits for completion of the EEPROM-write cycle (10 ms: in 20-MHz operation)

# Table 4.36 Description of Modules

# (2) Description of the On-chip Registers

Table 4.37 describes the usage of on-chip registers in this example of a task.

Register		Function	Address	Setting
ICDR0		Stores the data for transmission/received data	H'FFDE	_
SAR0	FS	Along with the settings in the FSX bit of SARX0 and the SW bit of DDCSWR, sets the format for transfe		00
SARX0	FSX	Along with the settings in the FS bit of SAR0 and the SW bit of DDSWR, sets the format for transfer.	H'FFDE bit	01

# Table 4.37On-chip Registers

Register		Function	Address	Setting			
ICMR0	MLS	Sets data transfer as MSB first.	H'FFDF bit	70			
	WAIT	Sets whether to insert wait cycles between the data H'FFDF bit6 0/1 bits and the acknowledge bit.					
	CKS2	Along with the setting in the IICX0 bit of STCR, set	H'FFDF	CKS2=1			
	to	the frequency of the transfer clock to 100 kHz.	bit5 to	CKS1=0			
	CKS0		bit3	CKS0=1			
	BC2	Set the number of bits for the next transfer in the $I^2C$	H'FFDF	BC2=0			
	to	bus format to 9 (9 bits/frame).	bit2 to	BC1=0			
	BC0		bit0	BC0=0			
ICCR0	ICE	Controls access to the ICMR0, ICDR0/SAR, and SARX registers, and selects the operation (the port function for the SCL0/SDA0 pin) or non-operation (bus-drive state for the SCL/SDA pin) of the l <sup>2</sup> C bus interface.		7 0/1			
	IEIC	Disables the generation of interrupt requests by the I <sup>2</sup> C bus interface.	H'FFD8 bit6 0				
	MST	Uses the I <sup>2</sup> C bus interface in its master mode.	H'FFD8 bit	51			
	TRS	Uses the I <sup>2</sup> C bus interface in its transmission or reception mode.	H'FFD8 bit4	4 0/1			
	ACKE	Suspends the continuous transfer of data when the acknowledge bit is 1.	H'FFD8 bit	3 1			
	BBSY	Confirms whether or not the I <sup>2</sup> C bus is occupied, and, in combination with the SCP bit, sets the start and stop conditions.	H'FFD8 bit2	2 0/1			
	IRIC	Detects the start condition, determines the end of data transfer, and detects acknowledge = 1.	H'FFD8 bit?	1 0/1			
	SCP	Along with the BBSY bit, sets the start/stop conditions.	H'FFD8 bit(	00			
ICSR0	ACKB	Stores the acknowledgement that is transmitted from the EEPROM during transmission, and sets the acknowledge data for output to the EEPROM during a receive operation.	H'FFD9 bit(	)—			
STCR	IICX0	Sets the frequency of the transfer clock to 100 kHz with the CKS2 to CKS0 of ICMR0.	H'FFC3 bit	51			
	IICE	Enables CPU access to the data register and the control register of the I <sup>2</sup> C bus interface.	H'FFC3 bit4	4 1			
	FLSHE	Sets the control register of the flash memory to non- selected.	-H'FFC3 bit	30			

 Table 4.37
 On-chip Registers (cont)

DDCSWR         SWE         Prohibits automatic changeover from format-less transfer to transfer in the l <sup>2</sup> C bus format on the channel 0 l <sup>2</sup> C interface.         H'FEE6 bit7 0           SW         Uses the channel 0 l <sup>2</sup> C interface in the l <sup>2</sup> C bus format.         H'FEE6 bit6 0           IE         Prohibits interrupts during automatic changes of format.         H'FEE6 bit5 0           CLR3         Control the initialization of the internal state of the channel 0 l <sup>2</sup> C interface.         H'FEE6 CLR3=1           Dit3 to         CLR2=1         bit3 to         CLR2=1           CLR0         ClR0=1         CLR0=1         CLR0=1           MSTPCRLMSTP7         Cancels the module-stopped mode for SCI channel         H'FF87 bit7 0         0           MSTP4         Cancels the module-stopped mode for l <sup>2</sup> C channel         H'FFDA         CKE1=0           SCR0         CKE1, 0         Make the I/O port setting for the P52/SCK0/SCL0         H'FFDA         CKE1=0           SMR0         C/Ā         Sets the mode for SCI transfer on channel 0 as asynchronous.         H'FFC4         INTM1=0           SYSCR         INTM1, 0         Set the interrupt-control mode of the interrupt controller to 1-bit control.         H'FFC5         MDS1=1           bit1, 0         Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.         H'FFE0 bit0 1           P1DDR <th>Register</th> <th></th> <th>Function</th> <th>Address</th> <th>Setting</th>	Register		Function	Address	Setting
format.           IE         Prohibits interrupts during automatic changes of format.         H'FEE6 bit5 0           CLR3         Control the initialization of the internal state of the channel 0 l°C interface.         H'FEE6         CLR3=1 bit3 to         CLR2=1 bit3 to         CLR2=1 cLR0           MSTPCRLMSTP7         Cancels the module-stopped mode for SCI channel         H'FF87 bit7 0 0.         O           MSTP4         Cancels the module-stopped mode for l°C channel         H'FF87 bit4 0 0.         O           SCR0         CKE1, 0         Make the I/O port setting for the P52/SCK0/SCL0 pin.         H'FF08 bit7 0           SMR0         C/Ā         Sets the mode for SCI transfer on channel 0 as asynchronous.         H'FF08 bit7 0           SYSCR         INTM1, 0         Set the interrupt-control mode of the interrupt controller to 1-bit control.         H'FFC4         INTM1=0 bit5, 4           MDCR         MDS1, 0         Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.         H'FFC5         MDS1=1 bit1, 0           P1DDR         P10DDR         Sets the data for output on port 2.         H'FFB3            P2DDR         Sets port 2 to act as an output pin.         H'FFB3         H'FF           P2DR         Sets the data for output on port 2.         H'FFB3            P4DDR	DDCSWR	SWE	transfer to transfer in the I <sup>2</sup> C bus format on the	H'FEE6 bit7	0
format.       CLR3       Control the initialization of the internal state of the hiffEE6       CLR3=1         to       channel 0 I°C interface.       bit3 to       CLR2=1         CLR0       bit0       CLR1=1       CLR0=1         MSTPCRLMSTP7       Cancels the module-stopped mode for SCI channel       H'FF87 bit7 0       0.         MSTP4       Cancels the module-stopped mode for I°C channel       H'FF87 bit7 0       0.         SCR0       CKE1, 0       Make the I/O port setting for the P52/SCK0/SCL0       H'FFDA       CKE1=0         pin.       Sets the mode for SCI transfer on channel 0 as asynchronous.       H'FFC4       INTM1=0         SYSCR       INTM1, 0       Set the interrupt-control mode of the interrupt controller to 1-bit control.       H'FFC5       MDS1=1         bit1, 0       Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.       H'FFB0 bit0 1         P1DDR       P10DDR       Sets the data for output on the P10 pin.       H'FFB3          P2DR       Sets the data for output on port 2.       H'FFB3          P4DDR       Sets the data for output on port 4.       H'FFB7          ISCR0       Sets the data for output on port 4.       H'FFB7		SW		H'FEE6 bit6	0
to       channel 0 I²C interface.       bit3 to       CLR2=1         CLR0       bit0       CLR1=1         MSTPCRL       Cancels the module-stopped mode for SCI channel       H'FF87 bit7 0         MSTP4       Cancels the module-stopped mode for I²C channel       H'FF87 bit4 0         0.       MSTP4       Cancels the module-stopped mode for I²C channel       H'FF87 bit4 0         SCR0       CKE1, 0       Make the I/O port setting for the P52/SCK0/SCL0       H'FFDA       CKE1=0         pin.       bit1, 0       CKE0=0       Dit1, 0       CKE0=0         SMR0       C/Ā       Sets the mode for SCI transfer on channel 0 as asynchronous.       H'FFD8 bit7 0         SYSCR       INTM1, 0       Set the interrupt-control mode of the interrupt controller to 1-bit control.       H'FFC4       INTM1=0         MDCR       MDS1, 0       Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.       H'FFB0 bit0 1         P1DDR       P10DDR       Sets the data for output on the P10 pin.       H'FFB1       H'FF         P2DR       Sets the data for output on port 2.       H'FFB3          P4DDR       Sets the data for output on port 2.       H'FFB3          P4DDR       Sets the data for output on port 4.       H'FFB7		IE		H'FEE6 bit5	0
Ito       Dits to       CLR2=1         CLR0       bit0       CLR1=1         MSTPCRLMSTP7       Cancels the module-stopped mode for SCI channel       H'FF87 bit7 0         0.       MSTP4       Cancels the module-stopped mode for I <sup>2</sup> C channel       H'FF87 bit7 0         0.       MSTP4       Cancels the module-stopped mode for I <sup>2</sup> C channel       H'FF87 bit4 0         0.       0.       NSTP4       Cancels the module-stopped mode for I <sup>2</sup> C channel       H'FFDA       CKE1=0         pin.       Dit1, 0       CKE0       H'FFDA       CKE1=0       Dit1, 0       CKE0=0         SMR0       C/Ā       Sets the mode for SCI transfer on channel 0 as asynchronous.       H'FFDA bit7 0       CKE0=0         SYSCR       INTM1, 0       Set the interrupt-control mode of the interrupt controller to 1-bit control.       H'FFC4       INTM1=0         MDCR       MDS1, 0       Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.       H'FFC5       MDS1=1         P1DDR       P10DDR       Sets the data for output on the P10 pin.       H'FFB1       H'FF         P2DR       Sets the data for output on port 2.       H'FFB3          P4DDR       Sets port 4 to act as an output pin.       H'FFB5       H'FF         P4DR       Sets the d		CLR3		H'FEE6	CLR3=1
CLR0=1         MSTPCRLMSTP7       Cancels the module-stopped mode for SCI channel       H'FF87 bit7 0         MSTP4       Cancels the module-stopped mode for I <sup>2</sup> C channel       H'FF87 bit4 0         SCR0       CKE1, 0       Make the I/O port setting for the P52/SCK0/SCL0       H'FFDA       CKE1=0         pin.       bit1, 0       CKE0=0         SMR0       C/Ā       Sets the mode for SCI transfer on channel 0 as asynchronous.         SYSCR       INTM1, 0       Set the interrupt-control mode of the interrupt dist, 4       INTM1=0         MDCR       MDS1, 0       Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.       H'FFC5       MDS1=1         DIDR       P10DR       Sets the data for output on the P10 pin.       H'FFB1       H'FF         P1DDR       Sets the data for output on port 2.       H'FFB3       —         P4DDR       Sets the data for output on port 2.       H'FFB3       —         P4DDR       Sets the data		to	channel 0 I <sup>2</sup> C interface.	bit3 to	CLR2=1
MSTPCRLMSTP7       Cancels the module-stopped mode for SCI channel       H'FF87 bit7 0         MSTP4       Cancels the module-stopped mode for I <sup>2</sup> C channel       H'FF87 bit4 0         SCR0       CKE1,0       Make the I/O port setting for the P52/SCK0/SCL0       H'FFDA       CKE1=0         pin.       Dit1,0       CKE0=0       CKE0       KE0=0       CKE0=0         SMR0       C/Ā       Sets the mode for SCI transfer on channel 0 as asynchronous.       H'FFD8 bit7 0       CKE0=0         SYSCR       INTM1,0       Set the interrupt-control mode of the interrupt controller to 1-bit control.       H'FFC4       INTM1=0         MDCR       MDS1,0       Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.       H'FF25       MDS1=1         P1DDR       P10DDR       Sets the data for output on the P10 pin.       H'FF81       H'FF         P2DR       Sets port 2 to act as an output port.       H'FFB1       H'FF         P2DR       Sets port 4 to act as an output pin.       H'FFB3       -         P4DDR       Sets the data for output on port 2.       H'FFB3       H'FF         P4DR       Sets port 4 to act as an output pin.       H'FFB5       H'FF         P4DR       Sets the data for output on port 4.       H'FFB7       -         ISCRH		CLR0		bit0	CLR1=1
0.           MSTP4         Cancels the module-stopped mode for I <sup>2</sup> C channel 0.         H'FF87 bit4 0 0.           SCR0         CKE1, 0         Make the I/O port setting for the P52/SCK0/SCL0 pin.         H'FFDA         CKE1=0 bit1, 0         CKE1=0 CKE0=0           SMR0         C/Ā         Sets the mode for SCI transfer on channel 0 as asynchronous.         H'FFD8 bit7 0           SYSCR         INTM1, 0         Set the interrupt-control mode of the interrupt controller to 1-bit control.         H'FFC4         INTM1=0 bit5, 4           MDCR         MDS1, 0         Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.         H'FFC5         MDS1=1 bit1, 0           P1DDR         P10DDR         Sets the P10 pin to act as an output pin.         H'FFB2 bit0 0/1           P1DR         P10DR         Sets the data for output on the P10 pin.         H'FFB3            P4DDR         Sets port 2 to act as an output port.         H'FFB3          -           P4DDR         Sets the data for output on port 2.         H'FFB3          -           P4DR         Sets the data for output on port 4.         H'FFB7         -         -           ISCRH         Generates an interrupt request at the falling edge of H'FEEC         H'10 the IRQ6 input.         H'10         -					CLR0=1
0.SCR0CKE1, 0Make the I/O port setting for the P52/SCK0/SCL0 pin.H'FFDA bit1, 0CKE1=0 bit1, 0SMR0C/ĀSets the mode for SCI transfer on channel 0 as asynchronous.H'FFD8 bit7 0SYSCRINTM1, 0Set the interrupt-control mode of the interrupt controller to 1-bit control.H'FFC4INTM1=0 bit5, 4MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1 bit1, 0P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets the data for output on port 4.H'FFB7-ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10 the IRQ6 input.H'10	MSTPCRI	MSTP7		H'FF87 bit7	0
pin.bit1, 0CKE0=0SMR0C/ĀSets the mode for SCI transfer on channel 0 as asynchronous.H'FFD8 bit7 0SYSCRINTM1, 0Set the interrupt-control mode of the interrupt controller to 1-bit control.H'FFC4INTM1=0 bit5, 4MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1 bit1, 0P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets the data for output on port 4.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10		MSTP4		H'FF87 bit4	0
SMR0C/ASets the mode for SCI transfer on channel 0 as asynchronous.H'FFD8 bit7 0SYSCRINTM1, 0Set the interrupt-control mode of the interrupt controller to 1-bit control.H'FFC4INTM1=0 bit5, 4MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1 bit1, 0P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3-P4DDRSets the data for output on port 4.H'FFB7-ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10	SCR0	CKE1, 0	Make the I/O port setting for the P52/SCK0/SCL0	H'FFDA	CKE1=0
asynchronous.SYSCRINTM1, 0Set the interrupt-control mode of the interrupt controller to 1-bit control.H'FFC4INTM1=0MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1MDS0=1P1DRP10DDRSets the data for output on the P10 pin.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3—P4DDRSets the data for output on port 4.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7—ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10			pin.	bit1, 0	CKE0=0
controller to 1-bit control.bit5, 4INTM0=0MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1 bit1, 0P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB2 bit0 0/1P2DRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets the data for output on port 4.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10	SMR0	C/Ā		H'FFD8 bit7	0
MDCRMDS1, 0Set the MCU's operating mode to mode 3 by latching the input levels on the MD1 and 0 pins.H'FFC5MDS1=1 bit1, 0P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB2 bit0 0/1P2DRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets the data for output on port 4.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10	SYSCR	INTM1, 0	Set the interrupt-control mode of the interrupt	H'FFC4	INTM1=0
latching the input levels on the MD1 and 0 pins.bit1, 0MDS0=1P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB2 bit0 0/1P2DRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10			controller to 1-bit control.	bit5, 4	INTM0=0
P1DDRP10DDRSets the P10 pin to act as an output pin.H'FFB0 bit0 1P1DRP10DDRSets the data for output on the P10 pin.H'FFB2 bit0 0/1P2DRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10	MDCR	MDS1, 0	latching the input loyale on the MD1 and 0 pine	H'FFC5	MDS1=1
P1DRP10DDRSets the data for output on the P10 pin.H'FFB2 bit0 0/1P2DDRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10				bit1, 0	MDS0=1
P2DDRSets port 2 to act as an output port.H'FFB1H'FFP2DRSets the data for output on port 2.H'FFB3P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10	P1DDR	P10DDR	Sets the P10 pin to act as an output pin.	H'FFB0 bit0	1
P2DRSets the data for output on port 2.H'FFB3—P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7—ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10the IRQ6 input.H'FFH'10	P1DR	P10DDR	Sets the data for output on the P10 pin.	H'FFB2 bit0	0/1
P4DDRSets port 4 to act as an output pin.H'FFB5H'FFP4DRSets the data for output on port 4.H'FFB7—ISCRHGenerates an interrupt request at the falling edge of H'FEECH'10the IRQ6 input.H'TOH'TO	P2DDR		Sets port 2 to act as an output port.	H'FFB1	H'FF
P4DR       Sets the data for output on port 4.       H'FFB7       —         ISCRH       Generates an interrupt request at the falling edge of H'FEEC       H'10         the IRQ6 input.       H'I       H'I	P2DR		Sets the data for output on port 2.	H'FFB3	_
ISCRH Generates an interrupt request at the falling edge of H'FEEC H'10 the IRQ6 input.	P4DDR		Sets port 4 to act as an output pin.	H'FFB5	H'FF
the IRQ6 input.	P4DR		Sets the data for output on port 4.	H'FFB7	_
ISR IRQ6F Displays the state of the IRQ6-interrupt request. H'FEEB bit6 0/1	ISCRH			H'FEEC	H'10
	ISR	IRQ6F	Displays the state of the IRQ6-interrupt request.	H'FEEB bite	60/1

# Table 4.37 On-chip Registers (cont)

# (3) Description of Variables

Table 4.38 describes the variables used in this example of a task.

# Table 4.38 Description of Variables

Variable	Function	Size	Initial Value	Name of Using Module
dummy	MDCR read value	1 byte	_	main
dt_trs[0]	1st byte of data for transmission	1 byte	H'F9/A4	main
dt_trs[1]	2nd byte of data for transmission	1 byte	H'C0	main

# (4) Description of RAM Usage

Table 4.39 describes the usage of RAM in this example of a task.

# Table 4.39 Description of RAM Usage

Label	Function	Size	Address	Name of Using Module
dt_rec[0]	Stores the 1st byte of received data	1 byte	H'E100	main, initialize
dt_rec[1]	Stores the 2nd byte of received data	1 byte	H'E101	main, initialize

# 4.11.4 Flowchart

#### (1) Main routine











## (2) Initial Setting Subroutine





## (3) Subroutine for Setting the Start Condition



## (4) Subroutine for Setting the Stop Condition



Rev. 2.0, 11/01, page 341 of 358

#### Renesas

# (5) Subroutine for transmitting the slave address + W bit



## (6) Subroutine for transmitting the slave address + R bit



# (7) Subroutine for transmitting the location within the EEPROM



#### (8) WAIT2 subroutine



#### Rev. 2.0, 11/01, page 343 of 358

## 4.11.5 Master-1 program List

\* H8S/2138 IIC bus application note \* \* 10.Multi master transmit/receive 1 File name : Mltx1.c \* Fai : 20MHz \* Mode : 3 \* #include <stdio.h> #include <machine.h> #include "2138s.h" \* Prototype void main(void); /\* Main routine \*/ void initialize(void); /\* RAM & port & IICO initialize \*/ void set\_start(void); /\* Start condition set \*/ void set\_stop(void); /\* Stop condition set \*/ void trs\_slvadr\_a0(void); /\* Slave address + W data transmit \*/ void trs\_slvadr\_a1(void); /\* Slave address + R data transmit \*/ void trs\_memadr(void); /\* EEPROM memry address data transmit \*/ void wait\_1(void); /\* EEPROM write cycle(10ms) wait \*/ \* Data table \*\*\*\*\* const unsigned char dt\_trs[2] = /\* Transmit data (2 byte) \*/ { 0xf9, /\* Master 1 1st transmit data \*/ 0xc0 /\* Master 1 2nd transmit data \*/ }; \* RAM allocation \* Rev. 2.0, 11/01, page 344 of 358

#pragma section ramarea unsigned char dt\_rec[2]; /\* Receive data store area (2 byte) \*/ #pragma section \* main : Main routine \* void main(void) #pragma asm ;Stack pointer initialize mov.l #h'f000,sp #pragma endasm { unsigned char dummy; dummy = MDCR.BYTE; /\* MCU mode set \*/ SYSCR.BYTE = 0x09; /\* Interrupt control mode set \*/ /\* Initialize \*/ initialize(); INTC.ISCR.BYTE.H = 0x10; /\* IRQ6 edge sense set (faling edge) \*/ INTC.ISR.BIT.IRQ6F = 0; /\* IRQ6 interrupt request flag clear \*/ set imask ccr(0); /\* Interrupt enable \*/ while(INTC.ISR.BIT.IRO6F == 0); /\* IRQ interrupt switch on ? \*/ INTC.ISR.BIT.IRQ6F = 0; /\* IRO6F = 0 \*/ /\* Bus empty (BBSY=0) ? \*/ if(IICO.ICCR.BIT.BBSY == 0) { /\* Master transmit mode set \*/ IICO.ICCR.BIT.MST = 1; IIC0.ICCR.BIT.TRS = 1; /\* MST = 1, TRS = 1 \*/ /\* Start condition set \*/ set\_start(); if(IIC0.ICSR.BIT.AL == 0) /\* AL = 0 ? \*/ { trs\_slvadr\_a0(); /\* Slave address + W data transmit \*/ /\* AL = 0 ? \*/ if(IIC0.ICSR.BIT.AL == 0) { trs\_memadr(); /\* EEPROM memory address transmit \*/

#### Rev. 2.0, 11/01, page 345 of 358

```
if(IIC0.ICSR.BIT.AL == 0)
                                           /* AL = 0 ? */
             {
                 IIC0.ICDR = dt_trs[0];
                                           /* 1st transmit data write */
                 while(IICO.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=1) ? */
                 if(IICO.ICSR.BIT.AL == 0) /* AL = 0 ? */
                 {
                     IICO.ICDR = dt_trs[1];  /* 2nd transmit data write */
                     IICO.ICCR.BIT.IRIC = 0; /* IRIC = 0 */
                     while(IICO.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=1) ? */
                                           /* Stop condition set */
                     set_stop();
                                           /* LED on */
                     P1.DR.BIT.B0 = 0;
                     while(1);
                                           /* End */
                 }
            }
        }
    }
}
IICO.ICSR.BIT.AL = 0;
                                            /* AL= 0 */
                                            /* Transmit end (BBSY=0) ? */
while(IIC0.ICCR.BIT.BBSY == 1);
                                            /* 10ms wait */
wait_1();
while(IIC0.ICCR.BIT.BBSY == 1);
                                           /* Bus empty (BBSY=0) ? */
IICO.ICCR.BIT.MST = 1;
                                            /* Master transmit mode set */
IICO.ICCR.BIT.TRS = 1;
                                            /* MST = 1, TRS = 1 */
                                            /* Start condition set */
set_start();
trs_slvadr_a0();
                                            /* Slave address + W data transmit */
if(IIC0.ICSR.BIT.ACKB == 0)
                                            /* ACKB = 0 ? */
{
                                            /* EEPROM memory address data transmit */
    trs_memadr();
    if(IIC0.ICSR.BIT.ACKB == 0)
                                            /* ACKB = 0 ? */
    {
        set_start();
                                            /* Re-start condition set */
                                            /* Slave address + R data transmit */
        trs_slvadr_a1();
```

#### Rev. 2.0, 11/01, page 346 of 358

```
if(IICO.ICSR.BIT.ACKB == 0)
                                       /* ACKB = 0 ? */
          {
             IIC0.ICCR.BIT.TRS = 0;
                                       /* Master receive mode set (TRS=0) */
                                       /* ACKB = 0 */
             IICO.ICSR.BIT.ACKB = 0;
             dt rec[0] = IIC0.ICDR;
                                       /* Dummy read */
                                       /* IRIC = 0 */
             IICO.ICCR.BIT.IRIC = 0;
             IIC0.ICSR.BIT.ACKB = 1;
                                       /* ACKB = 1 */
             IICO.ICMR.BIT.WAIT = 1;
                                       /* WAIT = 1 */
             dt_rec[0] = IIC0.ICDR;
                                       /* 1st receive data read */
                                       /* IRIC = 0 */
             IICO.ICCR.BIT.IRIC = 0;
             while(IIC0.ICCR.BIT.IRIC == 0); /* Receive end (IRIC=1) ? */
             IICO.ICCR.BIT.TRS = 1;
                                       /* Master transmit mode set (TRS=1) */
             IICO.ICCR.BIT.IRIC = 0;
                                       /* IRIC = 0 */
             dt_rec[1] = IIC0.ICDR;
                                       /* 2nd receive data read */
             IIC0.ICSR.BIT.ACKB = 0;
                                       /* ACKB = 0 */
             IICO.ICMR.BIT.WAIT = 0;
                                       /* WAIT = 0 */
                                       /* IRIC = 0 */
             IICO.ICCR.BIT.IRIC = 0;
          }
      }
   }
   set_stop();
                                       /* Stop condition set */
                                       /* SG1 on */
   P2.DR.BYTE = dt_rec[0];
   P4.DR.BYTE = dt_rec[1];
                                       /* SG2 on */
                                       /* End */
  while(1);
}
* initialize : RAM & Port & IICO Initialize *
void initialize(void)
```

#### RENESAS

Rev. 2.0, 11/01, page 347 of 358

```
{
    dt_rec[0] = 0x00;
                                                 /* Receive data store area initialize */
    dt_rec[1] = 0x00;
    P1.DR.BYTE = 0x01;
                                                /* Port 1 initialize */
    P1.DDR = 0x01;
                                                 /* Port 2 initialize */
    P2.DR.BYTE = 0xff;
    P2.DDR = 0xff;
    P4.DR.BYTE = 0xff;
                                                /* Port 4 initialize */
    P4.DDR = 0xff;
                                                 /* FLSHE = 0 */
    STCR.BYTE = 0 \times 00;
    MSTPCR.BYTE.L = 0x7f;
                                                 /* SCIO module stop mode reset */
    SCI0.SMR.BYTE = 0x00;
                                                 /* SCL0 pin function set */
    SCI0.SCR.BYTE = 0x00;
    MSTPCR.BYTE.L = 0xef;
                                                 /* IICO module stop mode reset */
                                                 /* IICE = 1 */
    STCR.BYTE = 0x10;
    DDCSWR.BYTE = 0 \times 0 f;
                                                 /* IIC bus format initialize */
                                                 /* ICE = 0 */
    IICO.ICCR.BYTE = 0x01;
                                                 /* FS = 0 */
    IICO.SAR.BYTE = 0x38;
    IICO.SARX.BYTE = 0x01;
                                                 /* FSX = 1 */
                                                 /* ICE = 1 */
    IICO.ICCR.BYTE = 0x81;
    IICO.ICSR.BYTE = 0x00;
                                                 /* ACKB = 0 */
                                                 /* IICX0 = 1 */
    STCR.BYTE = 0x30;
   IIC0.ICMR.BYTE = 0x28;
                                                /* Transfer rate = 100kHz */
   IICO.ICCR.BYTE = 0x89;
                                                 /* IEIC = 0, ACKE = 1 */
}
* set_start : Start condition set
void set_start(void)
{
    IICO.ICCR.BIT.IRIC = 0;
                                                /* IRIC = 0 */
   IIC0.ICCR.BYTE = 0xbc;
                                                /* Start condition set (BBSY=1,SCP=0) */
   while(IIC0.ICCR.BIT.IRIC == 0);
                                                /* Start condition set (IRIC=1) ? */
}
```

Rev. 2.0, 11/01, page 348 of 358

```
* set_stop : Stop condition set
void set_stop(void)
{
  IICO.ICCR.BYTE = 0xb8;
                                  /* Stop condition set (BBSY=0,SCP=0) */
                                  /* Bus empty (BBSY=0) ? */
  while(IIC0.ICCR.BIT.BBSY == 1);
}
* trs_slvadr_a0 : Slave addres + W data transmit *
******
void trs_slvadr_a0(void)
{
                                  /* Slave address + W data(H'A0) write */
  IIC0.ICDR = 0xa0;
  IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                  /* Transmit end (IRIC=1) ? */
}
* trs_slvadr_a1 : Slave addres + R data transmit *
void trs_slvadr_a1(void)
{
  IIC0.ICDR = 0xal;
                                  /* Slave address + R data(H'A1) write */
  IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                  /* Transmit end (IRIC=1) ? */
}
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
  IICO.ICDR = 0x00;
                                  /* EEPROM memory address data(H'00) write */
                                  /* IRIC = 0 */
  IICO.ICCR.BIT.IRIC = 0;
                                  /* Transmit end (IRIC=1) ? */
  while(IIC0.ICCR.BIT.IRIC == 0);
}
```

```
Rev. 2.0, 11/01, page 349 of 358
```

\* wait\_1 : 10ms wait \* void wait\_1(void) { #pragma asm ;Push ER0 push.l er0 mov.l #h'00010800,er0 ;Decrement data set wait1\_1: dec.l #1,er0 ;Decrement bne wait1\_1 ;Decrement end ? ;Pop ER0 pop.l er0 #pragma endasm

}

# 4.11.6 Master-2 program List

\* H8S/2138 IIC bus application note \* 10.Multi master transmit/receive 2 File name : Mltx2.c \* \* Fai : 20MHz \* Mode : 3 \* #include <stdio.h> #include <machine.h> #include "2138s.h" \* Prototype void main(void); /\* Main routine \*/ /\* RAM & port & IICO initialize \*/ void initialize(void); void set\_start(void); /\* Start condition set \*/ void set\_stop(void); /\* Stop condition set \*/ void trs\_slvadr\_a0(void); /\* Slave address + W data transmit \*/ void trs\_slvadr\_al(void); /\* Slave address + R data transmit \*/ void trs\_memadr(void); /\* EEPROM memry address data transmit \*/ void wait\_1(void); /\* EEPROM write cycle(10ms) wait \*/ \* Data table const unsigned char dt\_trs[2] = /\* Transmit data (2 byte) \*/ { /\* Master 2 1st transmit data \*/ 0xa4, 0xc0 /\* Master 2 2nd transmit data \*/ };

\* RAM allocation \*\*\*\*\* #pragma section ramarea unsigned char dt\_rec[2]; /\* Receive data store area (2 byte) \*/ #pragma section /\*\*\*\*\*\*\*\*\*\* \* main : Main routine \* void main(void) #pragma asm mov.l #h'f000,sp ;Stack pointer initialize #pragma endasm { unsigned char dummy; dummy = MDCR.BYTE; /\* MCU mode set \*/ SYSCR.BYTE =  $0 \times 09$ ; /\* Interrupt control mode set \*/ initialize(); /\* Initialize \*/ INTC.ISCR.BYTE.H =  $0 \times 10i$ /\* IRQ6 edge sense set (faling edge) \*/ /\* IRQ6 interrupt request flag clear \*/ INTC.ISR.BIT.IRQ6F = 0; /\* Interrupt enable \*/ set\_imask\_ccr(0); /\* IRQ interrupt switch on ? \*/ while(INTC.ISR.BIT.IRQ6F == 0); INTC.ISR.BIT.IRQ6F = 0; /\* IRQ6F = 0 \*/ if(IIC0.ICCR.BIT.BBSY == 0) /\* Bus empty (BBSY=0) ? \*/ { IIC0.ICCR.BIT.MST = 1; /\* Master transmit mode set \*/ IICO.ICCR.BIT.TRS = 1; /\* MST = 1, TRS = 1 \*/ /\* Start condition set \*/ set\_start(); if(IIC0.ICSR.BIT.AL == 0) /\* AL = 0 ? \*/ { trs\_slvadr\_a0(); /\* Slave address + W data transmit \*/

#### Rev. 2.0, 11/01, page 352 of 358

```
if(IIC0.ICSR.BIT.AL == 0)
                                              /* AL = 0 ? */
         {
             trs_memadr();
                                              /* EEPROM memory address transmit */
             if(IICO.ICSR.BIT.AL == 0)
                                              /* AL = 0 ? */
             {
                 IICO.ICDR = dt_trs[0];
                                              /* 1st transmit data write */
                  IICO.ICCR.BIT.IRIC = 0;
                                             /* IRIC = 0 */
                  while(IICO.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=1) ? */
                  if(IIC0.ICSR.BIT.AL == 0) /* AL = 0 ? */
                  {
                      IICO.ICDR = dt_trs[1];  /* 2nd transmit data write */
                      IICO.ICCR.BIT.IRIC = 0; /* IRIC = 0 */
                      while(IIC0.ICCR.BIT.IRIC == 0); /* Transmit end (IRIC=1) ? */
                      set_stop();
                                              /* Stop condition set */
                      P1.DR.BIT.B0 = 0;
                                              /* LED on */
                                              /* End */
                      while(1);
                  }
             }
         }
    }
}
                                               /* AL= 0 */
IICO.ICSR.BIT.AL = 0;
while(IIC0.ICCR.BIT.BBSY == 1);
                                               /* Transmit end (BBSY=0) ? */
wait_1();
                                               /* 10ms wait */
while(IIC0.ICCR.BIT.BBSY == 1);
                                               /* Bus empty (BBSY=0) ? */
                                               /* Master transmit mode set */
IICO.ICCR.BIT.MST = 1;
IICO.ICCR.BIT.TRS = 1;
                                               /* MST = 1, TRS = 1 */
set_start();
                                               /* Start condition set */
                                               /* Slave address + W data transmit */
trs_slvadr_a0();
if(IICO.ICSR.BIT.ACKB == 0)
                                               /* ACKB = 0 ? */
{
    trs_memadr();
                                               /* EEPROM memory address data transmit */
                                              /* ACKB = 0 ? */
    if(IICO.ICSR.BIT.ACKB == 0)
```

#### RENESAS

Rev. 2.0, 11/01, page 353 of 358

```
{
        set_start();
                                            /* Re-start condition set */
        trs_slvadr_a1();
                                            /* Slave address + R data transmit */
        if(IICO.ICSR.BIT.ACKB == 0)
                                            /* ACKB = 0 ? */
        {
            IIC0.ICCR.BIT.TRS = 0;
                                            /* Master receive mode set (TRS=0) */
            IIC0.ICSR.BIT.ACKB = 0;
                                            /* ACKB = 0 */
            dt_rec[0] = IIC0.ICDR;
                                            /* Dummy read */
            IIC0.ICCR.BIT.IRIC = 0;
                                            /* IRIC = 0 */
             while(IIC0.ICCR.BIT.IRIC == 0); /* Receive end (IRIC=1) ? */
             IIC0.ICSR.BIT.ACKB = 1;
                                           /* ACKB = 1 */
            IICO.ICMR.BIT.WAIT = 1;
                                            /* WAIT = 1 */
             dt_rec[0] = IIC0.ICDR;
                                            /* 1st receive data read */
             IICO.ICCR.BIT.IRIC = 0;
                                            /* IRIC = 0 */
             while(IIC0.ICCR.BIT.IRIC == 0); /* Receive end (IRIC=1) ? */
             IIC0.ICCR.BIT.TRS = 1;
                                            /* Master transmit mode set (TRS=1) */
             IIC0.ICCR.BIT.IRIC = 0; /* IRIC = 0 */
             while(IICO.ICCR.BIT.IRIC == 0); /* IRIC = 1 ? */
            dt_rec[1] = IIC0.ICDR;
                                            /* 2nd receive data read */
                                            /* ACKB = 0 */
            IIC0.ICSR.BIT.ACKB = 0;
            IIC0.ICMR.BIT.WAIT = 0;
                                            /* WAIT = 0 */
            IIC0.ICCR.BIT.IRIC = 0;
                                            /* IRIC = 0 */
        }
    }
}
                                             /* Stop condition set */
set_stop();
                                            /* SG1 on */
P2.DR.BYTE = dt_rec[0];
P4.DR.BYTE = dt_rec[1];
                                             /* SG2 on */
while(1);
                                             /* End */
```

}

```
* initialize : RAM & Port & IICO Initialize
                                           *
****
void initialize(void)
{
   dt_rec[0] = 0x00;
                                            /* Receive data store area initialize */
   dt_rec[1] = 0x00;
   P1.DR.BYTE = 0 \times 01;
                                            /* Port 1 initialize */
   P1.DDR = 0x01;
   P2.DR.BYTE = 0xff;
                                            /* Port 2 initialize */
   P2.DDR = 0xff;
   P4.DR.BYTE = 0xff;
                                            /* Port 4 initialize */
   P4.DDR = 0xff;
                                            /* FLSHE = 0 */
   STCR.BYTE = 0 \times 00i
   MSTPCR.BYTE.L = 0x7f;
                                            /* SCI0 module stop mode reset */
   SCI0.SMR.BYTE = 0x00;
                                            /* SCL0 pin function set */
   SCI0.SCR.BYTE = 0x00;
                                            /* IICO module stop mode reset */
   MSTPCR.BYTE.L = 0xef;
                                            /* IICE = 1 */
   STCR.BYTE = 0x10;
   DDCSWR.BYTE = 0x0f;
                                            /* IIC bus format initialize */
                                            /* ICE = 0 */
   IICO.ICCR.BYTE = 0x01;
   IICO.SAR.BYTE = 0x38;
                                            /* FS = 0 */
                                            /* FSX = 1 */
   IICO.SARX.BYTE = 0x01;
   IICO.ICCR.BYTE = 0x81;
                                            /* ICE = 1 */
                                            /* ACKB = 0 */
   IICO.ICSR.BYTE = 0x00;
                                            /* IICX0 = 1 */
   STCR.BYTE = 0 \times 30;
   IICO.ICMR.BYTE = 0x28;
                                            /* Transfer rate = 100kHz */
                                            /* IEIC = 0, ACKE = 1 */
   IIC0.ICCR.BYTE = 0x89;
}
* set_start : Start condition set
```

RENESAS

{

void set\_start(void)

```
IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
  IICO.ICCR.BYTE = 0xbc;
                                  /* Start condition set (BBSY=1,SCP=0) */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                  /* Start condition set (IRIC=1) ? */
}
* set_stop : Stop condition set
                                  *
void set_stop(void)
{
  IICO.ICCR.BYTE = 0xb8;
                                  /* Stop condition set (BBSY=0,SCP=0) */
  while(IIC0.ICCR.BIT.BBSY == 1);
                                  /* Bus empty (BBSY=0) ? */
}
* trs_slvadr_a0 : Slave addres + W data transmit *
void trs_slvadr_a0(void)
{
  IICO.ICDR = 0xa0;
                                  /* Slave address + W data(H'A0) write */
  IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
  while(IIC0.ICCR.BIT.IRIC == 0);
                                  /* Transmit end (IRIC=1) ? */
}
* trs_slvadr_a1 : Slave addres + R data transmit
void trs_slvadr_a1(void)
{
                                  /* Slave address + R data(H'A1) write */
  IICO.ICDR = 0xal;
  IICO.ICCR.BIT.IRIC = 0;
                                  /* IRIC = 0 */
                                  /* Transmit end (IRIC=1) ? */
  while(IIC0.ICCR.BIT.IRIC == 0);
}
* trs_memadr : EEPROM memory address data transmit *
void trs_memadr(void)
{
```

```
IIC0.ICDR = 0 \times 00;
                                        /* EEPROM memory address data(H'00) write */
                                        /* IRIC = 0 */
   IICO.ICCR.BIT.IRIC = 0;
   while(IIC0.ICCR.BIT.IRIC == 0);
                                        /* Transmit end (IRIC=1) ? */
}
*
* wait_1 : 10ms wait
void wait_1(void)
{
#pragma asm
                                        ;Push ER0
      push.l er0
      mov.l #h'00010800,er0
                                        ;Decrement data set
wait1_1:
      dec.l #1,er0
                                        ;Decrement
      bne wait1_1
                                        ;Decrement end ?
      pop.l er0
                                        ;Pop ER0
#pragma endasm
```

}

Rev. 2.0, 11/01, page 358 of 358

# I<sup>2</sup>C Bus Interface Application Note

Publication Date:	1st Edition, March 1994
	2nd Edition, November 2001
Published by:	Business Planning Division
	Semiconductor & Integrated Circuits
	Hitachi, Ltd.
Edited by:	Technical Documentation Group
	Hitachi Kodaira Semiconductor Co., Ltd.
Copyright © Hitac	hi, Ltd., 1994. All rights reserved. Printed in Japan.