

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# H8SX Family

## Simultaneous Use of Three A/D Converter Units for High-Speed Sampling

### Introduction

Three A/D converter units are simultaneously used to sample data at high speed for A/D conversion. The A/D converted data are transferred to on-chip RAM by the DMAC.

### Target Device

H8SX/1648F

### Contents


|    |                                      |    |
|----|--------------------------------------|----|
| 1. | Specification .....                  | 2  |
| 2. | Applicable Conditions .....          | 3  |
| 3. | Description of Modules Used .....    | 4  |
| 4. | Principles of Operation.....         | 15 |
| 5. | Description of Software .....        | 20 |
| 6. | Documents for Reference (Note) ..... | 41 |

### 1. Specification

Three A/D converter units are simultaneously used for accelerated data sampling.

- An example of the connection for this sample task is shown in figure 1.
- Using A/D converters and controlling the timing of the start of A/D conversion for each unit shortens the sampling interval for A/D conversion to one-third (at an intervals between 0.84 to 0.86  $\mu\text{s}$  when  $P\phi = 25 \text{ MHz}$ ) of the interval for a single unit (an interval of 2.56  $\mu\text{s}$  when  $P\phi = 25 \text{ MHz}$ ).\*
- The A/D converters are operated in scan mode, and each unit sequentially converts four channels of analog input. Twelve channels on a total of three A/D converter units are used.
- The timing of the start of A/D conversion is controlled by software.
- Results of A/D conversion are transferred to on-chip RAM by DMAC processing.
- Analog signals are simultaneously input to twelve pins: AN0 to AN11.

Note: \* The high-speed sampling for A/D conversion in this sample task does not guarantee a regular sampling intervals.



**Figure 1 High-Speed Sampling Configuration of A/D Converters**

## 2. Applicable Conditions

**Table 1 Applicable Conditions**

| Item                | Description   |
|---------------------|---|
| Operating frequency | Input clock : 12.5 MHz  |
|                     | System clock (I $\phi$ ) : 50 MHz (input clock frequency $\times$ 4)          |
|                     | Peripheral mode clock (P $\phi$ ) : 25 MHz (input clock frequency $\times$ 2) |
|                     | External bus clock (B $\phi$ ) : 50 MHz (input clock frequency $\times$ 4)    |
| Mode of operation   | Mode 7 (MD2 = 1, MD1 = 1, MD0 = 1)  |


### 3. Description of Modules Used

#### 3.1 A/D Converters

##### 3.1.1 Basic Functions of A/D Converters

Figures 2 to 4 are block diagrams of A/D converter units 0 (AD\_0) to 2 (AD\_2). The below functions of the A/D converters are used in this sample task.


- Consecutive A/D conversion of analog inputs on four channels (scan mode)
- A/D conversion end interrupt (ADI)



**Figure 2 Block Diagram of an A/D Converter (Unit 0/AD\_0)**

The description which concerns the blocks shown in figure 2 is stated below.

- A/D control register\_0 (ADCR\_0)  
ADCR\_0 enables A/D conversion to be started by an external trigger input.
- A/D control/status register\_0 (ADCSR\_0)  
ADCSR\_0 controls A/D conversion operations.
- A/D data register A\_0 (ADDRA\_0)
- A/D data register B\_0 (ADDRB\_0)
- A/D data register C\_0 (ADDRC\_0)
- A/D data register D\_0 (ADDRD\_0)  
ADDRA\_0 to ADDRD\_0 are 16-bit read-only registers for storing the results of A/D conversion. The 10 bits of data produced by conversion are stored in bits 15 to 6. The six lower-order-bits of data are always read as 0.



**Figure 3 Block Diagram of an A/D Converter (Unit 1/AD\_1)**



The description which concerns the blocks shown in figure 3 is stated below.

- A/D control register\_1 (ADCR\_1)  
ADCR\_1 enables A/D conversion to be started by an external trigger input.
- A/D control/status register\_1 (ADCSR\_1)  
ADCSR\_1 controls A/D conversion operations.
- A/D data register E\_1 (ADDRE\_1)
- A/D data register F\_1 (ADDRF\_1)
- A/D data register G\_1 (ADDRG\_1)
- A/D data register H\_1 (ADDRH\_1)  
ADDRE\_1 to ADDRH\_1 are 16-bit read-only registers for storing the results of A/D conversion. The 10 bits of data produced by conversion are stored in bits 15 to 6. The six lower-order-bits of data are always read as 0.




Figure 4 Block Diagram of an A/D Converter (Unit 2/AD\_2)

The description which concerns the blocks shown in figure 4 is stated below.


- A/D control register\_2 (ADCR\_2)  
ADCR\_2 enables A/D conversion to be started by an external trigger input.
- A/D control/status register\_2 (ADCSR\_2)  
ADCSR\_1 controls A/D conversion operations.
- A/D data register A\_2 (ADDRA\_2)
- A/D data register B\_2 (ADDRB\_2)
- A/D data register C\_2 (ADDRC\_2)
- A/D data register D\_2 (ADDRD\_2)  
ADDRA\_2 to ADDRD\_2 are 16-bit read-only registers for storing the results of A/D conversion. The 10 bits of data produced by conversion are stored in bits 15 to 6. The six lower-order-bits of data are always read as 0.

### 3.1.2 Setting of A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time ( $t_D$ ) passes after the ADST bit in ADCSR is set to 1, then starts A/D conversion. Figure 5 shows the A/D conversion timing. Tables 2 and 3 indicate the A/D conversion time.

As indicated in figure 5, the A/D conversion time ( $t_{CONV}$ ) includes  $t_D$  and the input sampling time ( $t_{SPL}$ ). The length of  $t_D$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in tables 2 and 3.

In scan mode, the values given in tables 2 and 3 apply to the first conversion time. The values given in table 4 apply to the second and subsequent conversions. In either case, bits CKS1 and CKS0 in ADCR should be set so that the conversion time is within the ranges indicated by the A/D conversion characteristics.



**Figure 5 A/D Conversion Timing**

**Table 2 A/D Conversion Characteristics (when EXCKS = 0)**

| Item                            | Symbol     | CKS1 = 0 |      |      |          |      |      | CKS1 = 1 |      |      |          |      |      |
|---------------------------------|------------|----------|------|------|----------|------|------|----------|------|------|----------|------|------|
|                                 |            | CKS0 = 0 |      |      | CKS0 = 1 |      |      | CKS0 = 0 |      |      | CKS0 = 1 |      |      |
|                                 |            | Min.     | Typ. | Max. | Min.     | Typ. | Max. | Min.     | Typ. | Max. | Min.     | Typ. | Max. |
| A/D conversion start delay time | $t_D$      | 18       | —    | 33   | 10       | —    | 17   | 6        | —    | 9    | 4        | —    | 5    |
| Input sampling time             | $t_{SPL}$  | —        | 319  | —    | —        | 159  | —    | —        | 79   | —    | —        | 29   | —    |
| A/D conversion time             | $t_{CONV}$ | 515      | —    | 530  | 259      | —    | 266  | 131      | —    | 134  | 67       | —    | 68   |

Note: Values in the table are the number of cycles.

**Table 3 A/D Conversion Characteristics (when EXCKS = 1)**

| Item                            | Symbol     | CKS1 = 0 |      |      |          |      |      | CKS1 = 1 |      |      |          |      |      |
|---------------------------------|------------|----------|------|------|----------|------|------|----------|------|------|----------|------|------|
|                                 |            | CKS0 = 0 |      |      | CKS0 = 1 |      |      | CKS0 = 0 |      |      | CKS0 = 1 |      |      |
|                                 |            | Min.     | Typ. | Max. | Min.     | Typ. | Max. | Min.     | Typ. | Max. | Min.     | Typ. | Max. |
| A/D conversion start delay time | $t_D$      | 3        | —    | 10   | 3        | —    | 6    | 3        | —    | 5    | 3        | —    | 4    |
| Input sampling time             | $t_{SPL}$  | —        | 120  | —    | —        | 60   | —    | —        | 30   | —    | —        | 15   | —    |
| A/D conversion time             | $t_{CONV}$ | 325      | —    | 332  | 165      | —    | 168  | 85       | —    | 87   | 45       | —    | 46   |

Note: Values in the table are the number of cycles.

**Table 4 A/D Conversion Time (Scan Mode)**

| EXCKS* | CKS1 | CKS0 | Conversion Time (Number of Cycles) |
|--------|------|------|------------------------------------|
| 0      | 0    | 0    | 512 (fixed)                        |
|        |      | 1    | 256 (fixed)                        |
|        | 1    | 0    | 128 (fixed)                        |
|        |      | 1    | 64 (fixed)                         |
| 1      | 0    | 0    | 320 (fixed)                        |
|        |      | 1    | 160 (fixed)                        |
|        | 1    | 0    | 80 (fixed)                         |
|        |      | 1    | 40 (fixed)                         |

Note: \* The EXCKS bit setting is only available for units 1 and 2.

### 3.1.3 Correspondence between Analog Input Channels and A/D Data Registers (ADDR)

The ADDR<sub>x</sub> registers are 16-bit read-only registers which are used to store the results of A/D conversion. The correspondence between analog input channels and ADDR<sub>x</sub> differs with the settings of SCANE and SCANS in ADCR and CH3 to 0 in ADCSR. Table 5 shows the correspondence between analog input channels and ADDR<sub>x</sub> when each unit is set to operate in 4-channel scan mode.


**Table 5 Correspondence between Analog Input Channels and A/D Data Registers\***

| Unit of A/D Converter | Analog Input Channel | A/D Data Register |
|-----------------------|----------------------|-------------------|
| Unit 0                | AN0                  | ADDRA_0           |
|                       | AN1                  | ADDRB_0           |
|                       | AN2                  | ADDRC_0           |
|                       | AN3                  | ADDRD_0           |
| Unit 1                | AN4                  | ADDRE_1           |
|                       | AN5                  | ADDRF_1           |
|                       | AN6                  | ADDRG_1           |
|                       | AN7                  | ADDRH_1           |
| Unit 2                | AN8                  | ADDRA_2           |
|                       | AN9                  | ADDRB_2           |
|                       | AN10                 | ADDRC_2           |
|                       | AN11                 | ADDRD_2           |

Note: \* Setting conditions for A/D converters  
 SCANE and SCANS in ADCR\_0, ADCR\_1, and ADCR\_2 = 1, 0  
 CH3 to 0 in ADCSR\_0 = B'0011  
 CH3 to 0 in ADCSR\_1 = B'0111  
 CH3 to 0 in ADCSR\_2 = B'1011

### 3.2 DMAC Functions

A block diagram of the DMAC is given in figure 6.



**Figure 6 Block Diagram of DMAC**

The description with reference to figure 6 is stated below.


- **DMA source address register \_n (DSAR\_n)**  
DSAR\_n is a 32-bit readable/writable register and specifies the source address for the transfer. Each register is equipped with an address-updating function, so the source address is updated to that for the next transfer each time a transfer operation takes place.
- **DMA destination address register \_n (DDAR\_n)**  
DDAR\_n is a 32-bit readable/writable register and specifies the destination address for the transfer. Each register is equipped with an address-updating function, so the destination address is updated to that for the next transfer each time a transfer operation takes place.
- **DMA offset register \_n (DOFR\_n)**  
DOFR\_n is a 32-bit readable/writable register that specifies the offset for updating of the source and destination addresses.
- **DMA transfer count register \_n (DTCR\_n)**  
DTCR\_n is a 32-bit readable/writable register that specifies the size of data to be transferred (total transfer size). The value corresponding to its data access size is subtracted every time data is transferred.
- **DMA block size register \_n (DBSR\_n)**  
DBSR\_n specifies the repeat size or block size. DBSR\_n is enabled in repeat transfer mode and block transfer mode and is disabled in normal transfer mode.
- **DMA mode control register \_n (DMDR\_n)**  
DMDR\_n controls DMAC operation.
- **DMA address control register \_n (DACR\_n)**  
DACR\_n sets the operating mode and transfer method.
- **DMA module request select register \_n (DMRSR\_n)**  
DMRSR\_n is an 8-bit readable/writable register that specifies the on-chip module interrupt source.




### 4. Principles of Operation

#### 4.1 Outline of High-Speed Sampling Timing for A/D Conversion

Examples of the timing when one A/D converter unit and three A/D converter units are in use are illustrated in figures 7 and 8, respectively. Using three A/D converter units accelerates the speed of sampling so that the sampling interval is one-third of that for a single unit.



**Figure 7 Example of Sampling when One A/D Converter Unit is Used**



**Figure 8 Example of Sampling when Three A/D Converter Units are Used**

## 4.2 A/D Conversion Time

In this sample task, setting conditions are as follows:  $P\phi$  1 cycle = 0.04  $\mu$ s, EXCKS = 0, CKS1 = 1, and CKS0 = 1. In this case the A/D conversion times are as listed below. The EXCKS bit setting is only available for units 1 and 2.

|  |  |
|--|--|
| First conversion time (min.):                                  | 67 cycles $\times$ 0.04 $\mu$ s = 2.68 $\mu$ s |
| (max.):  | 68 cycles $\times$ 0.04 $\mu$ s = 2.72 $\mu$ s |
| Second and subsequent conversion:<br>(Refer to tables 2 to 4.) | 64 cycles $\times$ 0.04 $\mu$ s = 2.56 $\mu$ s |

As is described above, the time for the first conversion varies. Use the times for second and subsequent conversions as a reference.

Realization of high-speed sampling requires simultaneous operation of three A/D converter units and equal sampling periods.

Since the time for second and subsequent conversions is 2.56  $\mu$ s,

$$\text{activation interval of each-unit A/D converter: } 2.56 \mu\text{s} / 3 \approx 0.853 \mu\text{s}.$$

Since the software processing time:  $I\phi$  1 cycle = 0.02 when  $I\phi$  = 50 MHz,

$$\text{number of } I\phi \text{ cycles} = 0.853 \mu\text{s} / 0.02 \mu\text{s} = 42.65.$$

Therefore, since the number of  $I\phi$  cycles = 43 in this sample task,

$$\text{activation interval for each-A/D converter unit: } 0.02 \mu\text{s} \times 43 \text{ cycles} = 0.86 \mu\text{s}.$$


As a result, A/D conversion intervals between the respective pairs of units are set as follows:

|  |  |
|--|--|
| A/D conversion interval between unit 0 and unit 1: | 0.86 $\mu$ s*  |
| A/D conversion interval between unit 1 and unit 2: | 0.86 $\mu$ s*  |
| A/D conversion interval between unit 2 and unit 0: | 0.84 $\mu$ s*  |
|  | (2.56 $\mu$ s – 0.86 $\mu$ s – 0.86 $\mu$ s = 0.84 $\mu$ s). |

Note: \* Sampling intervals in this sample task are not even.

### 4.3 Timing of High-Speed Sampling Operation in Simultaneous Using of 3-Unit A/D Converters

Figure 9 illustrates the timing of high-speed sampling operation with three A/D converter units. Table 6 is a list of the hardware and software processing at the numbered points in figure 9.



**Figure 9 Timing of High-Speed Sampling Operation  
in Simultaneous Use of Three A/D Converter Units**

**Table 6 Processing**

|     | Hardware Processing  | Software Processing   |
|-----|--|---|
| (1) | Power-on reset   | Initial settings*   |
| (2) | None   | Use NOP instructions to adjust the timing of the start of A/D conversion, and activate A/D_0, 1, and 2 in sequence with an interval of 0.86 $\mu$ s.  |
| (3) | Transfer on DMAC_0 to 2<br>a. ADI0–2 interrupts from the A/D converter activate DMAC_0–2, which transfers A/D-converted data from ADDR <sub>x</sub> to on-chip RAM.                          | None  |
| (4) | DMAC_0–2 transfer<br>a. ADI0–2 interrupts from the A/D converter activate DMAC_0–2, which transfers A/D-converted data from ADDR <sub>x</sub> to on-chip RAM.<br>b. End of DMAC_0–2 transfer | DMAC0–2 transfer end interrupt<br>a. Disable DMAC0–2 transfer end interrupt requests.<br>b. Stop A/D conversion by clearing ADST in ADCSR_0–2 to 0.<br>c. Disable A/D conversion end interrupt. |

Notes: \* Initial settings

DMAC\_0–2 settings

- Source for DMAC\_0–2 activation: A/D\_0–2 conversion end interrupts.
- Source address: First address of the A/D data registers.
- Destination address: First address of the destination area for data transfer in on-chip RAM.
- Block transfer mode: Block size of data is four words.
- Offset transfer: Offset value is six bytes (three words).
- Since the DTE bit in DMDR = 1, DMAC transfer is enabled.

A/D converter settings

- Enable A/D conversion end interrupt requests.
- Set to the scan mode: continuous A/D conversion on 4 channels.
- Set the A/D conversion time to 68 cycles (max.), ADCLK = P $\phi$ /1 = 25 MHz.
- End of A/D conversion

## 5. Description of Software

### 5.1 Operating Environment

**Table 7 Operating Environment**

| Item             | Details  |
|------------------|--|
| Development tool | High-performance Embedded Workshop Ver.4.02.00   |
| C/C++ compiler   | H8S, H8/300 Series C/C++ Compiler Ver.6.01.03<br>(manufactured by Renesas Technology)                                    |
| Compiler options | -cpu = h8sxa:24:md, -code = machinecode, -optimize = 1, -regparam = 3,<br>-speed = (register, shift, struct, expression) |

**Table 8 Section Setting**

| Address  | Section Name | Description                          |
|----------|--------------|--------------------------------------|
| H'001000 | P            | Program area                         |
| H'FEE000 | B            | Non-initialized data area (RAM area) |

**Table 9 Vector Table for Interrupt Exception Handling**


| Exception Handling Source |         | Vector No. | Vector Address | Function to Interrupt Destination |
|---------------------------|---------|------------|----------------|-----------------------------------|
| Reset                     |         | 0          | H'000000       | init                              |
| DMAC_0                    | DMTEND0 | 128        | H'000202       | dmtend0_int                       |
| DMAC_1                    | DMTEND1 | 129        | H'000204       | dmtend1_int                       |
| DMAC_2                    | DMTEND2 | 130        | H'000206       | Dmtend2_int                       |

### 5.2 List of Functions

Table 10 lists the functions used in this sample task. Figure 10 shows the structure of hierarchy.

**Table 10 List of Functions**

| Function Name | Description   |
|---------------|---|
| init          | Initialization routine:<br>Takes the chip out of module stop mode, performs clock settings, and calls the main function.  |
| main          | Main routine<br>Handles software control of the timing of the start of A/D conversion by each A/D converter unit.<br>Sets up DMAC activation by A/D conversion end interrupts as the means for A/D data transfer to on-chip RAM.                |
| dmtend0_int   | DMAC_0 transfer end interrupt<br>Starts interrupt processing after transfer of A/D converted data to on-chip RAM a specified number of times. Sets DMAC_0 transfer end interrupt requests, A/D unit 0 conversion, and ADI0 interrupts disabled. |
| dmtend1_int   | DMAC_1 transfer end interrupt<br>Starts interrupt processing after transfer of A/D converted data to on-chip RAM a specified number of times. Sets DMAC_1 transfer end interrupt requests, A/D unit 1 conversion, and ADI1 interrupts disabled. |
| dmtend2_int   | DMAC_2 transfer end interrupt<br>Starts interrupt processing after transfer of A/D converted data to on-chip RAM a specified number of times. Sets DMAC_2 transfer end interrupt requests, A/D unit 2 conversion, and ADI2 interrupts disabled. |



**Figure 10 Hierarchy of Calls in the User Program**

### 5.3 Symbolic Constants

**Table 11** Symbolic Constants

| Constant Name | Setting | Description  |
|---------------|---------|--|
| UNIT          | 3       | Number of units to handle A/D conversion           |
| SIZE          | 2       | Data size of ADDR <sub>x</sub> : 16 bits = 2 bytes |
| CNT           | 6       | Number of times for scan-mode A/D conversion       |
| SCAN          | 4       | Number of channels for A/D conversion in scan mode |

### 5.4 RAM Usage

**Table 12** RAM Usage

| Type           | Variable Name       | Description  | Used in |
|----------------|---------------------|--|---------|
| unsigned short | scn[SCAN×CNT][UNIT] | Destination area for transfer of A/D conversion results<br>$SCAN \times CNT \times UNIT = 4 \times 6 \times 3$<br>$= 72 \text{ words} = 144 \text{ bytes}$ | main    |



## 5.5 Description of Functions

### 5.5.1 init Function

#### 1. Functional overview

Initialization routine. (Releases the required modules from module stop mode, makes clock settings, and calls the main function.)

#### 2. Argument

None

#### 3. Return value

None

#### 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.

- Mode control register (MDCR) Number of bits: 16 Address: H'FFFDC0

| Bit | Bit Name | Setting    | R/W | Description   |
|-----|----------|------------|-----|---|
| 11  | MDS3     | Undefined* | R   | Mode Select 3 to 0  |
| 10  | MDS2     | Undefined* | R   | These bits indicate the operating mode selected by the mode pins (MD2 to MD0) (see table 13). When MDCR is read, the signal levels input on pins MD2 to MD0 are latched into these bits. The latches are released by a reset. |
| 9   | MDS1     | Undefined* | R   |   |
| 8   | MDS0     | Undefined* | R   |   |

Note: \* Determined by the settings on pins MD2 to MD0.

**Table 13 Settings of Bits MDS3 to MDS0**

| MCU<br>Operating Mode | Mode Pins |     |     | MDCR |      |      |      |
|-----------------------|-----------|-----|-----|------|------|------|------|
|                       | MD2       | MD1 | MD0 | MDS3 | MDS2 | MDS1 | MDS0 |
| 1                     | 0         | 0   | 1   | 1    | 1    | 0    | 1    |
| 2                     | 0         | 1   | 0   | 1    | 1    | 0    | 0    |
| 3                     | 0         | 1   | 1   | 0    | 1    | 0    | 0    |
| 4                     | 1         | 0   | 0   | 0    | 0    | 1    | 0    |
| 5                     | 1         | 0   | 1   | 0    | 0    | 0    | 1    |
| 6                     | 1         | 1   | 0   | 0    | 1    | 0    | 1    |
| 7                     | 1         | 1   | 1   | 0    | 1    | 0    | 0    |

- System clock control register (SCKCR) Number of bits: 16 Address: H'FFDC4

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 10  | ICK2     | 0       | R/W | System Clock (I $\phi$ ) Select   |
| 9   | ICK1     | 0       | R/W | These bits select the frequency of the system clock signal, which is provided to the CPU, DMAC, and DTC.<br>000: Input clock $\times$ 4 |
| 8   | ICK0     | 0       | R/W |   |
| 6   | PCK2     | 0       | R/W | Peripheral Module Clock (P $\phi$ ) Select  |
| 5   | PCK1     | 0       | R/W | These bits select the frequency of the peripheral module clock.<br>001: Input clock $\times$ 2  |
| 4   | PCK0     | 1       | R/W |   |
| 2   | BCK2     | 0       | R/W | External Bus Clock (B $\phi$ ) Select   |
| 1   | BCK1     | 0       | R/W | These bits select the frequency of the external bus clock.<br>000: Input clock $\times$ 4   |
| 0   | BCK0     | 0       | R/W |   |

MSTPCRA, MSTPCRB, and MSTPCRC control module stop mode. Setting a bit to 1 places the corresponding module in module stop mode, while clearing the bit to 0 releases the module from module stop mode.

- Module stop control register A (MSTPCRA) Number of bits: 16 Address: H'FFDC8

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 15  | ACSE     | 0       | R/W | All-Module-Clock-Stop Mode Enable<br>This bit enables/disables all-module-clock-stop mode for reducing current consumption by stopping the bus controller and I/O port operation when the CPU executes the SLEEP instruction after module stop mode has been set for all of the on-chip peripheral modules controlled by MSTPCR.<br>0: All-module-clock-stop mode disabled<br>1: All-module-clock-stop mode enabled |
| 13  | MSTPA13  | 0       | R/W | DMA controller (DMAC)   |
| 12  | MSTPA12  | 1       | R/W | Data transfer controller (DTC)  |
| 9   | MSTPA9   | 1       | R/W | 8-bit timer unit (TMR_3, TMR_2)   |
| 8   | MSTPA8   | 1       | R/W | 8-bit timer unit (TMR_1, TMR_0)   |
| 5   | MSTPA5   | 1       | R/W | D/A converter (channels 1 and 0)  |
| 3   | MSTPA3   | 0       | R/W | A/D converter (unit 0)  |
| 1   | MSTPA1   | 1       | R/W | 16-bit timer pulse unit (TPU channels 11 to 6)  |
| 0   | MSTPA0   | 1       | R/W | 16-bit timer pulse unit (TPU channels 5 to 0)   |


- Module stop control register B (MSTPCRB) Number of bits: 16 Address: H'FFDCA

| Bit | Bit Name | Setting | R/W | Description                                       |
|-----|----------|---------|-----|---|
| 15  | MSTPB15  | 1       | R/W | Programmable pulse generator (PPG_0: PO15 to PO0) |
| 12  | MSTPB12  | 1       | R/W | Serial communications interface_4 (SCI_4)         |
| 10  | MSTPB10  | 1       | R/W | Serial communications interface_2 (SCI_2)         |
| 9   | MSTPB9   | 1       | R/W | Serial communications interface_1 (SCI_1)         |
| 8   | MSTPB8   | 1       | R/W | Serial communications interface_0 (SCI_0)         |
| 7   | MSTPB7   | 1       | R/W | I <sup>2</sup> C bus interface_1 (IIC_1)          |
| 6   | MSTPB6   | 1       | R/W | I <sup>2</sup> C bus interface_0 (IIC_0)          |
| 5   | MSTPB5   | 1       | R/W | User break controller (UBC)                       |

- Module stop control register C (MSTPCRC) Number of bits: 16 Address: H'FFFDCC

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 15  | MSTPC15  | 1       | R/W | Serial communications interface_5 (SCI_5), (IrDA)  |
| 14  | MSTPC14  | 1       | R/W | Serial communications interface_6 (SCI_6)  |
| 13  | MSTPC13  | 1       | R/W | 8-bit timer unit (TMR_4, TMR_5)  |
| 12  | MSTPC12  | 1       | R/W | 8-bit timer unit (TMR_6, TMR_7)  |
| 11  | MSTPC11  | 1       | R/W | I <sup>2</sup> C bus interface 2_3, 2_2 (IIC2_3/IIC2_2)  |
| 10  | MSTPC10  | 1       | R/W | Cyclic redundancy check module   |
| 9   | MSTPC9   | 0       | R/W | 10-bit A/D converter (unit 2/1)  |
| 8   | MSTPC8   | 1       | R/W | Programmable pulse generator (PPG_1: PO31 to PO16)   |
| 7   | MSTPC7   | 0       | R/W | <ul style="list-style-type: none"> <li>For 56 KB of on-chip RAM:<br/>On-chip RAM_6 (H'FEE000 to H'FEFFFF)</li> <li>For 40 KB of on-chip RAM:<br/>Reserved bits</li> </ul> Be sure to always set MSTPC7 and MSTPC6 to the same value.                               |
| 6   | MSTPC6   | 0       | R/W |  |
|     |          |         |     |  |
| 5   | MSTPC5   | 0       | R/W | <ul style="list-style-type: none"> <li>For 56 KB of on-chip RAM:<br/>On-chip RAM_5 and _4 (H'FF0000 to H'FF3FFF)</li> <li>For 40 KB of on-chip RAM:<br/>On-chip RAM_4 (H'FF2000 to H'FF3FFF)</li> </ul> Be sure to always set MSTPC5 and MSTPC4 to the same value. |
| 4   | MSTPC4   | 0       | R/W |  |
| 3   | MSTPC3   | 0       | R/W | On-chip RAM_3 and _2 (H'FF4000 to H'FF7FFF)  |
| 2   | MSTPC2   | 0       | R/W | Be sure to always set MSTPC3 and MSTPC2 to the same value.   |
| 1   | MSTPC1   | 0       | R/W | On-chip RAM_1 and _0 (H'FF8000 to H'FFBFFF)  |
| 0   | MSTPC0   | 0       | R/W | Be sure to always set MSTPC1 and MSTPC0 to the same value.   |

### 5. Flowchart



## 5.5.2 main Function

### 1. Functional overview

Main routine. (Handles software control of the timing of the start of A/D conversion by each A/D converter unit. Sets up DMAC activation by A/D conversion end interrupts as the means for transferring A/D data to on-chip RAM.)

### 2. Argument

None

### 3. Return value

None

### 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.

- DMA source address register\_0 (DSAR\_0)    Number of bits: 32    Address: H'FFFC00  
Function: DSAR\_0 specifies the transfer source address.  
Setting: Address of ADDRA\_0
- DMA source address register\_1 (DSAR\_1)    Number of bits: 32    Address: H'FFFC20  
Function: DSAR\_1 specifies the transfer source address.  
Setting: Address of ADDRE\_1
- DMA source address register\_2 (DSAR\_2)    Number of bits: 32    Address: H'FFFC40  
Function: DSAR\_2 specifies the transfer source address.  
Setting: Address of ADDRA\_2
- DMA destination address register\_0 (DDAR\_0)    Number of bits: 32    Address: H'FFFC04  
Function: DDAR\_0 specifies the transfer destination address.  
Setting: Address of scn[0][0]
- DMA destination address register\_1 (DDAR\_1)    Number of bits: 32    Address: H'FFFC24  
Function: DDAR\_1 specifies the transfer destination address.  
Setting: Address of scn[0][1]
- DMA destination address register\_2 (DDAR\_2)    Number of bits: 32    Address: H'FFFC44  
Function: DDAR\_2 specifies the transfer destination address.  
Setting: Address of scn[0][2]
- DMA transfer count register\_0 (DTCR\_0)    Number of bits: 32    Address: H'FFFC0C  
Function: DTCR\_0 specifies the size of data to be transferred.  
Setting:  $SIZE \times CNT \times SCAN = 2 \times 6 \times 4 = 48$
- DMA transfer count register\_1 (DTCR\_1)    Number of bits: 32    Address: H'FFFC2C  
Function: DTCR\_1 specifies the size of data to be transferred.  
Setting:  $SIZE \times CNT \times SCAN = 2 \times 6 \times 4 = 48$

- DMA transfer count register\_2 (DTCR\_2)    Number of bits: 32    Address: H'FFFC4C  
 Function:    DTCR\_2 specifies the size of data to be transferred.  
 Setting:     $SIZE \times CNT \times SCAN = 2 \times 6 \times 4 = 48$
  
- DMA offset register\_0 (DOFR\_0)    Number of bits: 32    Address: H'FFFC08  
 DMA offset register\_1 (DOFR\_1)    Number of bits: 32    Address: H'FFFC28  
 DMA offset register\_2 (DOFR\_2)    Number of bits: 32    Address: H'FFFC48  
 Function:    DOFRn specifies the offset.  
 Setting:     $SIZE \times UNIT = 2 \times 3 = 6$
  
- DMA block size register\_0 (DBSR\_0)    Number of bits: 32    Address: H'FFFC10  
 DMA block size register\_1 (DBSR\_1)    Number of bits: 32    Address: H'FFFC30  
 DMA block size register\_2 (DBSR\_2)    Number of bits: 32    Address: H'FFFC50  
 Function:    DBSRn specifies the block size in block transfer mode. When the data-access size is specified as "word", and DBSR\_1 = H'00040004, the block size is 4 words (8 bytes).  
 Setting:     $SCAN \times H'10000 + SCAN = 4 \times H'10000 + 4 = H'00040004$

- DMA mode control register\_0 (DMDR\_0) Number of bits: 32 Address: H'FFFC14
- DMA mode control register\_1 (DMDR\_1) Number of bits: 32 Address: H'FFFC34
- DMA mode control register\_2 (DMDR\_2) Number of bits: 32 Address: H'FFFC54

| Bit | Bit Name | Setting   | R/W    | Description  |
|-----|----------|-----------|--------|--|
| 31  | DTE      | 0/1       | R/W    | Data Transfer Enable<br>0: Disables data transfer.<br>1: Enables data transfer.  |
| 16  | DTIF     | Undefined | R/(W)* | Data Transfer Interrupt Flag<br>Indicates that a transfer end interrupt by the transfer counter has been requested.<br>0: A transfer end interrupt by the transfer counter has not been requested<br>1: A transfer end interrupt by the transfer counter has been requested<br>[Clearing conditions]<br><ul style="list-style-type: none"> <li>• Writing of 1 to DTE</li> <li>• Writing of 0 to DTIF after having read DTIF = 1</li> </ul> [Setting condition]<br><ul style="list-style-type: none"> <li>• Completion of transfer after DTCR = 0</li> </ul>  |
| 15  | DTSZ1    | 0         | R/W    | Data Access Size 1 and 0   |
| 14  | DTSZ0    | 1         | R/W    | Selects the data access size to be transferred.<br>01: Data access size for transfer is in words (16 bits).  |
| 13  | MDS1     | 0         | R/W    | Transfer Mode Select 1 and 0   |
| 12  | MDS0     | 1         | R/W    | 01: Block transfer mode  |
| 8   | DTIE     | 1         | R/W    | Data Transfer End Interrupt Enable<br>Enables/disables a transfer end interrupt request by the transfer counter. When the DTIF bit is set to 1 with this bit set to 1, a transfer end interrupt is requested to the CPU or DTC. The transfer end interrupt request is cleared by clearing this bit or the DTIF bit to 0.<br>0: Disables transfer end interrupt requests.<br>1: Enables transfer end interrupt requests.  |
| 7   | DTF1     | 1         | R/W    | Data Transfer Factor 1 and 0   |
| 6   | DTF0     | 0         | R/W    | Selects a DMAC activation source. When the source is to be an on-chip module interrupt, the source must also be selected in DMRSR.<br>10: On-chip module interrupt   |
| 5   | DTA      | 1         | R/W    | Data Transfer Acknowledge<br>This bit is valid in DMA transfer activated by an on-chip module interrupt source.<br>This bit enables or disables clearing of the source flag selected by DMRSR.<br>0: Disables clearing of the on-chip module interrupt source that activates DMA transfer. Since the on-chip module interrupt source is not cleared by DMA transfer, it should be cleared by the CPU or DTC transfer.<br>1: Enables clearing of the on-chip module interrupt source that activates DMA transfer. Since the on-chip module interrupt source is cleared by DMA transfer, interrupt generation for the CPU or for DTC transfer is not required. |

Note: \* Only 0 can be written here, to clear the flag.

- DMA address control register\_0 (DACR\_0) Number of bits: 32 Address: H'FFFC18
- DMA address control register\_1 (DACR\_1) Number of bits: 32 Address: H'FFFC38
- DMA address control register\_2 (DACR\_2) Number of bits: 32 Address: H'FFFC58

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 31  | AMS      | 0       | R/W | Address Mode Select<br>0: Dual address mode<br>1: Single address mode |
| 25  | ARS1     | 0       | R/W | Area Select 1 and 0   |
| 24  | ARS0     | 0       | R/W | 00: The block area or repeat area is on the source address side.      |
| 21  | SAT1     | 1       | R/W | Source Address Update Mode 1 and 0                                    |
| 20  | SAT0     | 0       | R/W | 10: Increments the source address.                                    |
| 17  | DAT1     | 0       | R/W | Destination Address Update Mode 1 and 0                               |
| 16  | DAT0     | 1       | R/W | 01: The relevant offset is added to the destination address.          |

- DMA module request select register\_0 (DMRSR\_0) Number of bits: 8 Address: H'FFFD20  
Function: The source of on-chip module interrupts which activate the DMAC is specified in DMRSR\_0.  
Setting: 86 (ADI0)
- DMA module request select register\_1 (DMRSR\_1) Number of bits: 8 Address: H'FFFD21  
Function: The source of on-chip module interrupts which activate the DMAC is specified in DMRSR\_1.  
Setting: 237 (ADI1)
- DMA module request select register\_2 (DMRSR\_2) Number of bits: 8 Address: H'FFFD22  
Function: The source of on-chip module interrupts which activate the DMAC is specified in DMRSR\_2.  
Setting: 232 (ADI2)



- A/D control/status register\_0 (ADCSR\_0) Number of bits: 8 Address: H'FFFFA0

| Bit | Bit Name | Setting | R/W    | Description  |
|-----|----------|---------|--------|--|
| 7   | ADF      | 0       | R/(W)* | A/D End Flag<br>0: A/D conversion is in progress.<br>1: A/D conversion has been completed. |
| 6   | ADIE     | 1       | R/W    | A/D Interrupt Enable<br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts.          |
| 5   | ADST     | 0/1     | R/W    | A/D Start<br>0: Stops A/D conversion.<br>1: Starts A/D conversion.                         |
| 3   | CH3      | 0       | R/W    | Channel Select 3 to 0  |
| 2   | CH2      | 0       | R/W    | When SCANE and SCANS in ADCR = B'10,   |
| 1   | CH1      | 1       | R/W    | 0011: Analog inputs are AN0 to AN3.  |
| 0   | CH0      | 1       | R/W    |  |

Note: \* Only 0 can be written here, to clear the flag.

- A/D control register\_0 (ADCR\_0) Number of bits: 8 Address: H'FFFFA1

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 7   | TRGS1    | 0       | R/W | Timer Trigger Select 1 and 0   |
| 6   | TRGS0    | 0       | R/W | These bits are set together with EXTRGS.<br>TRGS1 and 0 = B'00, EXTRGS = 0: Disables initiation of A/D conversion by an external trigger signal. |
| 5   | SCANE    | 1       | R/W | Scan Mode  |
| 4   | SCANS    | 0       | R/W | 10: Scan mode. A/D conversion is performed continuously for channels 1 to 4.   |
| 3   | CKS1     | 1       | R/W | Clock Select 1 and 0   |
| 2   | CKS0     | 1       | R/W | 11: A/D conversion time = 68 cycles (max.)   |
| 0   | EXTRGS   | 0       | R/W | Extension Timer Trigger Select<br>For details, refer to the description of bits TRGS1/0.   |

- A/D control/status register\_1 (ADCSR\_1) Number of bits: 8 Address: H'FFEAA0

| Bit | Bit Name | Setting | R/W    | Description  |
|-----|----------|---------|--------|--|
| 7   | ADF      | 0       | R/(W)* | A/D End Flag<br>0: A/D conversion is in progress.<br>1: A/D conversion has been completed.   |
| 6   | ADIE     | 1       | R/W    | A/D Interrupt Enable<br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts.  |
| 5   | ADST     | 0/1     | R/W    | A/D Start<br>0: Stops A/D conversion.<br>1: Starts A/D conversion.   |
| 4   | EXCKS    | 0       | R/W    | Extension Clock Select<br>Along with CKS1 and 0 in ADCR, this bit sets the A/D conversion time. For details, refer to the description of ADCR. Writing to EXCKS has to be performed at the same time as writing to CKS1 and 0. |
| 3   | CH3      | 0       | R/W    | Channel Select 3 to 0  |
| 2   | CH2      | 1       | R/W    | When SCANE and SCANS in ADCR = B'10,   |
| 1   | CH1      | 1       | R/W    | 0111: Analog inputs are AN4 to AN7.  |
| 0   | CH0      | 1       | R/W    |  |

Note: \* Only 0 can be written here, to clear the flag.

- A/D control register\_1 (ADCR\_1) Number of bits: 8 Address: H'FFEAA1

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 7   | TRGS1    | 0       | R/W | Timer Trigger Select 1 and 0   |
| 6   | TRGS0    | 0       | R/W | These bits are set together with EXTRGS.<br>TRGS1 and 0 = B'00, EXTRGS = 0: Disables initiation of A/D conversion by an external trigger signal.                 |
| 5   | SCANE    | 1       | R/W | Scan Mode  |
| 4   | SCANS    | 0       | R/W | 10: Scan mode. A/D conversion is performed continuously for channels 1 to 4.   |
| 3   | CKS1     | 1       | R/W | Clock Select 1 and 0   |
| 2   | CKS0     | 1       | R/W | Writing to CKS1 and 0 has to be performed at the same time as writing to EXCKS in ADCRS.<br>EXCKS = 0, CKS1 and 0 = B'11: A/D conversion time = 68 cycles (max.) |
| 0   | EXTRGS   | 0       | R/W | Extension Timer Trigger Select<br>For details, refer to the description of bits TRGS1/0.   |

- A/D control/status register\_2 (ADCSR\_2) Number of bits: 8 Address: H'FFEAB0


| Bit | Bit Name | Setting | R/W    | Description  |
|-----|----------|---------|--------|--|
| 7   | ADF      | 0       | R/(W)* | A/D End Flag<br>0: A/D conversion is in progress.<br>1: A/D conversion has been completed.   |
| 6   | ADIE     | 1       | R/W    | A/D Interrupt Enable<br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts.  |
| 5   | ADST     | 0/1     | R/W    | A/D Start<br>0: Stops A/D conversion.<br>1: Starts A/D conversion.   |
| 4   | EXCKS    | 0       | R/W    | Extension Clock Select<br>Along with CKS1 and 0 in ADCR, this bit sets the A/D conversion time. For details, refer to the description of ADCR. Writing to EXCKS has to be performed at the same time as writing to CKS1 and 0. |
| 3   | CH3      | 1       | R/W    | Channel Select 3 to 0  |
| 2   | CH2      | 0       | R/W    | When SCANE and SCANS in ADCR = B'10,   |
| 1   | CH1      | 1       | R/W    | 1011: Analog inputs are AN4 to AN7.  |
| 0   | CH0      | 1       | R/W    |  |


Note: \* Only 0 can be written here, to clear the flag.


- A/D control register\_2 (ADCR\_2) Number of bits: 8 Address: H'FFEAB1


| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 7   | TRGS1    | 0       | R/W | Timer Trigger Select 1 and 0   |
| 6   | TRGS0    | 0       | R/W | These bits are set together with EXTRGS.<br>TRGS1 and 0 = B'00, EXTRGS = 0: Disables initiation of A/D conversion by an external trigger signal.                 |
| 5   | SCANE    | 1       | R/W | Scan Mode  |
| 4   | SCANS    | 0       | R/W | 10: Scan mode. A/D conversion is performed continuously for channels 1 to 4.   |
| 3   | CKS1     | 1       | R/W | Clock Select 1 and 0   |
| 2   | CKS0     | 1       | R/W | Writing to CKS1 and 0 has to be performed at the same time as writing to EXCKS in ADCRS.<br>EXCKS = 0, CKS1 and 0 = B'11: A/D conversion time = 68 cycles (max.) |
| 0   | EXTRGS   | 0       | R/W | Extension Timer Trigger Select<br>For details, refer to the description of bits TRGS1/0.   |

### 5. Flowchart









### 5.5.3 dmtend0\_int Function

#### 1. Functional overview

Handler for the DMAC\_0 transfer end interrupt. Enables interrupt processing after transfer of A/D converted data to on-chip RAM the specified number of times, and sets DMAC\_0 transfer end interrupt requests, A/D unit 0 conversion, and ADI0 interrupts disabled.

#### 2. Argument

None

#### 3. Return value

None

#### 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.


- DMA mode control register\_0 (DMDR\_0) Number of bits: 32 Address: H'FFFC14

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 8   | DTIE     | 0       | R/W | Data Transfer End Interrupt Enable<br>Enables or disables a transfer end interrupt request by the transfer counter. When the DTIF bit is set to 1 with this bit set to 1, a transfer end interrupt is requested to the CPU or DTC. The transfer end interrupt request is cleared by clearing this bit or the DTIF bit to 0.<br>0: Disables transfer end interrupt requests.<br>1: Enables transfer end interrupt requests. |

- A/D control/status register\_0 (ADCSR\_0) Number of bits: 8 Address: H'FFFA0

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 6   | ADIE     | 0       | R/W | A/D Interrupt Enable<br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts. |
| 5   | ADST     | 0       | R/W | A/D Start<br>0: Stops A/D conversion.<br>1: Starts A/D conversion.                |

#### 5. Flowchart





### 5.5.4 dmtend1\_int Function

#### 1. Functional overview

Handler for the DMAC\_1 transfer end interrupt. Enables interrupt processing after transfer of A/D converted data to on-chip RAM the specified number of times, and sets DMAC\_1 transfer end interrupt requests, A/D unit 1 conversion, and ADI1 interrupts disabled.

#### 2. Argument

None

#### 3. Return value

None

#### 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.


- DMA mode control register\_1 (DMDR\_1) Number of bits: 32 Address: H'FFFC34

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 8   | DTIE     | 0       | R/W | <b>Data Transfer End Interrupt Enable</b><br>Enables or disables a transfer end interrupt request by the transfer counter. When the DTIF bit is set to 1 with this bit set to 1, a transfer end interrupt is requested to the CPU or DTC. The transfer end interrupt request is cleared by clearing this bit or the DTIF bit to 0.<br>0: Disables transfer end interrupt requests.<br>1: Enables transfer end interrupt requests. |

- A/D control/status register\_1 (ADCSR\_1) Number of bits: 8 Address: H'FFEAA0

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 6   | ADIE     | 0       | R/W | <b>A/D Interrupt Enable</b><br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts. |
| 5   | ADST     | 0       | R/W | <b>A/D Start</b><br>0: Stops A/D conversion.<br>1: Starts A/D conversion.                |

#### 5. Flowchart



### 5.5.5 dmtend2\_int Function

#### 1. Functional overview

Handler for the DMAC\_2 transfer end interrupt. Enables interrupt processing after transfer of A/D converted data to on-chip RAM for the specified number of times, and sets DMAC\_2 transfer end interrupt requests, A/D unit 2 conversion, and ADI2 interrupts disabled.

#### 2. Argument

None

#### 3. Return value

None

#### 4. Description of internal registers used

The internal registers used in this sample task are described below. The settings shown in these tables are the values used in this sample task and differ from the initial values.


- DMA mode control register\_2 (DMDR\_2) Number of bits: 32 Address: H'FFFC54

| Bit | Bit Name | Setting | R/W | Description   |
|-----|----------|---------|-----|---|
| 8   | DTIE     | 0       | R/W | <b>Data Transfer End Interrupt Enable</b><br>Enables or disables a transfer end interrupt request by the transfer counter. When the DTIF bit is set to 1 with this bit set to 1, a transfer end interrupt is requested to the CPU or DTC. The transfer end interrupt request is cleared by clearing this bit or the DTIF bit to 0.<br>0: Disables transfer end interrupt requests.<br>1: Enables transfer end interrupt requests. |

- A/D control/status register\_2 (ADCSR\_2) Number of bits: 8 Address: H'FFEEAB0

| Bit | Bit Name | Setting | R/W | Description  |
|-----|----------|---------|-----|--|
| 6   | ADIE     | 0       | R/W | <b>A/D Interrupt Enable</b><br>0: Disables ADI interrupts.<br>1: Enables ADI interrupts. |
| 5   | ADST     | 0       | R/W | <b>A/D Start</b><br>0: Stops A/D conversion.<br>1: Starts A/D conversion.                |

#### 5. Flowchart



## **6. Documents for Reference (Note)**

- Hardware Manual  
H8SX/1648 Group Hardware Manual  
The most up-to-date version of this document is available on the Renesas Technology Website.
- Technical News/Technical Update  
The most up-to-date information is available on the Renesas Technology Website.

## Website and Support

Renesas Technology Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

[csc@renesas.com](mailto:csc@renesas.com)

## Revision Record

| Rev. | Date      | Description |                      |
|------|-----------|-------------|----------------------|
|      |           | Page        | Summary              |
| 1.00 | Sep.27.07 | —           | First edition issued |
|      |           |             |                      |
|      |           |             |                      |
|      |           |             |                      |
|      |           |             |                      |

## Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
  - (1) artificial life support devices or systems
  - (2) surgical implantations
  - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
  - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.