
SH7785 Group

R01AN0244EJ0101

Rev.1.01

SH7785 Display Unit (DU) Initial Settings Sample Program

Mar 17, 2011

Introduction

This application note presents a sample program for setting the display unit (DU) initialization items required at SH7785 startup.

Target Device

SH7785

Contents

1. Introduction.....	2
2. DU Operation	4
3. Application Example.....	18
4. Sample Program	50
5. Results of Program Execution.....	92
6. Reference Documents.....	92

1. Introduction

1.1 Specifications

In section 2, this application note provides supplementary documentation to the PCIC hardware manual and in section 3 it presents sample program that displays four types of image on an LCD display and turns display of each of those images on and off.

1.2 Functions Used

- Serial communication interface (SCIF1)
- Interrupt controller (INTC)
- Display unit (DU)
- DMA controller (DMAC)
- Internal memory (U memory)

1.3 Applicable Conditions

Evaluation board:	Alpha Project AP-SH4A-3A, an SH-4A board
External memory (area 0):	16 MB of NOR type flash memory Spansion S29GL128P90TFIR20
(area 3):	DDR2 SDRAM: 64 MB Micron MT47H16M16BG-3
Display output:	DVI-I connector RGB to DVI conversion IC: Texas Instruments TFP410
Microcontroller:	SH7785 (R8A7785)
Operating frequencies:	CPU clock: 600 MHz SuperHyway clock: 300 MHz DDR2 clock: 300 MHz Bus clock: 100 MHz Peripheral clock: 50 MHz
Area 0 bus width:	16 bits fixed (MD5 pin = low, MD6 pin = high)
Clock operating mode:	Clock mode 16 (MD0 = low, MD1 = low, MD2 = low, MD3 = low, MD4 = high)
Endian mode:	Big endian (MD8 = low)
Addressing mode:	29-bit addressing (MD13 = low)
Tool chain:	Super-H RISC engine Standard Toolchain Version 9.3.2.0
Compiler options:	Other than the options specified in the include file in the High-Performance Embedded Workshop, the default options are used. -cpu=sh4a -include="\$ (PROJDIR)\inc", "\$ (PROJDIR)\inc\drv" -object="\$ (CONFIGDIR)\\$ (FILELEAF).obj" -debug -gbr=auto -chgincpath -errorpath -global_volatile=0 -opt_range=all -infinite_loop=0 -del_vacant_loop=0 -struct_alloc=1 -nologo
Assembler options:	-cpu=sh4a -endian=big -round=zero -denormalize=off -include="\$ (PROJDIR)\inc" -debug -object="\$ (CONFIGDIR)\\$ (FILELEAF).obj" -literal=pool,branch,jump,return -nolist -nologo -chgincpath -errorpath

1.4 Technical Terms Used in this Application Note

- **Frame:**
Since pixel information directly corresponding to the image to be displayed is stored in memory, a buffer that holds this frame information is called a frame buffer. The DU module reads pixel information from a frame buffer and displays the image.
- **Refresh rate (Hz):**
The refresh rate indicates how many times the image can be rewritten in one second by the LCD display connected to the DU. This will be the same as the frequency of the vertical sync signal (VSYNC) output by the DU.
- **Frame rate (fps):**
The number of images updated in one second by a display system. The upper limit for the number of images the DU can update is equal to the refresh rate (in Hz).
If the frame rate is lower than the refresh rate, for example if the frame rate is 30 fps for a DU with a 60 Hz VSYNC, then the DU must display 30 updated images for every 60 VSYNC cycles.

1.5 Applicability of this Application Note

This application note presents code that operates without an operating system installed and displays frame buffer images on a display with an RGB interface. This document describes the basic operation of the DU module. The following functions, however, are not described in this application note.

- Display data format (8 bits/pixel, ARGB 1555, YC)
- Scrolling
- Wraparound
- Blinking
- TV synchronization modes (external synchronization mode)
- Sync method switching mode
- Interlace sync mode
- Interlace sync & video mode
- YC to RGB color space conversion functions
- Color palettes
- Composite output

1.6 Related Application Notes

The sample program in this application note verifies operation under setting conditions modified from those presented in the "SH7785 Initial Settings Sample Program" SH7785 Group application note (R01AN0242EJ0101). Please refer to that application note while using this one.

2. DU Operation

2.1 DU Overview

The DU is an image system module that can read image data from a frame buffer in external memory and display that image by outputting it to an LCD display. This application note presents a sample program that reads 16-bit, RGB 565 BMP format RGB images and displays them on an RGB interface LCD display.

Figure 1 shows an overview of DU operation.




Figure 1 DU Operation Overview

2.1.1 Output Image Structure

The DU refers to an image to be displayed as a plane. There can be up to 6 planes and the number of planes that can be used may be limited by the image size. (For an image size of 480×234, up to 6 planes may be used; for the WVGA size (854×480), up to 4; and for the SVGA size (800×600), up to 3.) Planes can be superimposed and the order in which they are superimposed can be specified.

Furthermore, each plane has a double buffer structure and various functions, such as display on/off, the display data format, and blending, can be specified independently. This application note presents a sample program that uses 4 planes with a WVGA image size and sets the transparent color to superimpose the planes.

Figure 2 shows an overview of the plane structure and the superimposing.




Figure 2 Plane Structure and Superimposition Overview

2.1.2 Image Data Readout

The DU module reads out data from the frame buffer starting at the origin at the upper left of the screen and proceeding to the right. (The start position for readout from the origin at the upper left of the frame buffer can be set with the plane n start position X register (PnSPXR) and the plane n start position Y register (PnSPYR).)

Figure 3 shows the image data input.




Figure 3 Image Data Input

2.1.3 Image Data Output

The DU outputs image data in synchronization with the following three sync signals.

- Dot clock (DCLKOUT):
Each pixel unit of information is output in synchronization with the dot clock.
- Horizontal sync signal (Hsync):
Each horizontal line of image information is output in synchronization with the horizontal sync signal. The periods before and after the sync signal during which pixel information is not output are called the horizontal front porch and horizontal back porch, respectively.
- Vertical sync signal (Vsync):
Each frame of image information is output in synchronization with the vertical sync signal. The periods before and after the sync signal during which pixel information is not output are called the vertical front porch and vertical back porch, respectively.

Figure 4 shows the pixel data and sync signal output.




Figure 4 Image Data and Sync Signal Output

2.1.4 Endian Conversion

The DU can perform big endian/little endian conversion according to the setting the DSEC bit in the display system control register (DSYSR).

DU internal operation always uses little endian order, but display data stored in big endian order in memory can be read out and converted to little endian by setting the DSEC bit in the display system control register (DSYSR) to 1.

Table 1 lists the endian conversion units.

Table 1 Endian Conversion Units

PnMR/PnDDF	Data Format	Endian Conversion Units
00	8 bits/pixel	Byte units
01	16 bits/pixel	Word units
10	ARGB	Word units
11	YC	Byte units

Figure 5 shows the endian conversion for each of these units.




Figure 5 Endian Conversion

2.1.5 Scrolling

The DU module can perform smooth scrolling by setting the display area, display size, and start position for each plane in plane units.

To perform scrolling display, an application cyclically sets the plane n display start position X and Y coordinates (specified with the plane n start position X register (PnSPXR) and the plane start position Y register (PnSPYR)) with the start of memory specified by the display area start address registers 0 and 1 (PnDSA0R and PnDSA1R) for each plane as the origin.

Figure 6 presents an overview of scrolling display. Scrolling display is implemented by moving the display start position from A to B.

Note: The display size and other settings for each plane must be made so that data outside the memory structure area is not displayed.




Figure 6 Scrolling Function Overview

2.2 DU Specifications

Table 2 lists the main DU module specifications.

Table 2 DU Specifications

Item	Specification
Maximum size displayed (maximum numbers of planes)	Image size 480 × 234: Maximum number of planes: 6 Image size 854 × 480: Maximum number of planes: 4 Image size 800 × 600: Maximum number of planes: 3
Input data format	8bit/pixel 16bit/pixel:RGB 16bit/pixel:ARGB YC: UYVY format or YUYV format
Output data format	8bit/pixel 16bit/pixel:RGB 16bit/pixel:ARGB YC→RGB
DU output interface	Interface using horizontal and vertical sync signals The signal polarity can be set. The pixel signal output width and output position can be set. A composite sync signal can be output* ¹ . Note * : Not used in this application note.
Dot clock	One of two source clocks and a divisor can be selected. External input clock (DCLKIN) DU clock (DUck) Image output can operate at up to 50 MHz. The divisor can be set to be an integer from 1 to 32.
Plane	Up to 6 planes. The on/off state of display for each plane can be set. The superimposition priority can be set. The display size can be set.

2.3 DU Settings

This section describes the DU function and register settings.

2.3.1 Display Output Settings

In addition to Hsync, Vsync, and the digital RGB outputs, the DU can also output a composite sync signal.

The composite sync signal output is not used in this application note.

Table 3 lists the DU registers used for display output settings.

Table 3 Display Output Settings

Function	Register
Display output mode setting	Display unit system control register (DSYSR)
Display output signal settings	Display mode register (DSMR)

2.3.2 Plane Parameter Settings

The frame buffer information required when the DU output image data from memory is shown in figure 7 in conjunction with the plane settings.




Figure 7 Plane Structure

Table 4 lists the registers used for the DU plane parameter settings.

Table 4 Plane Setting Registers

No.	Function	Register	Description
1	Plane memory width (MWX)	PnMWXR	Sets the plane X direction memory width from 16 to 4096 pixels in 16-pixel units.
2	Display area start position (DSA)	PnDSA0, PnDSA1	See section 2.3.3, Memory Allocation.
3	Wraparound start position (WASPY)	PnWASPR	Sets the wraparound area Y direction start position for each plane in line units referenced to the address set with DSA.
4	Wraparound memory width (WAMWY)	PnWAMWR	Sets the wraparound Y direction memory width to an arbitrary range from 240 to 4095 lines.
5	Start position X (SPX)	PnSPXR	Sets the distance from the display start position in the X direction in pixel units with the address set with DSA as the origin.
6	Start position Y (SPY)	PnSPYR	Sets the distance from the display start position in the Y direction in raster units with the address set with DSA as the origin.
7	Display size X (DSX)	PnDSXR	Sets the display size for each plane in the X direction in pixel units.
8	Display size Y (DSY)	PnDSYR	Sets the display size for each plane in the Y direction in raster units.
9	Display position X (DPX)	PnDPXR	Sets the distance from the display position in the X direction in pixel units with the monitor's upper left as the origin.
10	Display position Y (DPY)	PnDPYR	Sets the distance from the display position in the Y direction in raster line units with the monitor's upper left as the origin.

Note: n = 1 to 6

2.3.3 Memory Allocation

The display plane display area start address can be set individually for each DU plane. Each of the display area start address registers is set to the start address for the memory area used as a 29 or 32-bit value. The DSAE bit in the display extended function enable register (DFER) must be set to 1 if 32-bit addresses are used.

Furthermore, each plane is displayed using double buffer control using display area start address registers 0 and 1 for each plane.

Table 5 list the DU memory allocation setting registers.

Table 5 Memory Allocation Setting Registers

Display Screen	Setting Register	
Plane 1	Plane 1 display area start address register 0	P1DSA0
	Display area start address register 1	P1DSA1
Plane 2	Plane 2 display area start address register 0	P2DSA0
	Display area start address register 1	P2DSA1
Plane 3	Plane 3 display area start address register 0	P3DSA0
	Display area start address register 1	P3DSA1
Plane 4	Plane 4 display area start address register 0	P4DSA0
	Display area start address register 1	P4DSA1
Plane 5	Plane 5 display area start address register 0	P5DSA0
	Display area start address register 1	P5DSA1
Plane 6	Plane 6 display area start address register 0	P6DSA0
	Display area start address register 1	P6DSA1

Table 6 lists the DU set address 32-bit extension enable register.

Table 6 Set Address 32-Bit Extension

Function	Register	Bit Name
Enabling 32-bit extension of the set addresses	Display extended function enable register (DFER)	DSAE

2.3.4 Plane Priority Settings

The DU allows the priority for plane superposition to be set.

Also, the enabled/disabled state of prioritized display can be set.

Table 7 lists the registers used for setting the DU plane priorities and the prioritization enabled/disabled state.

Table 7 Plane Priorities and Display Prioritization Enabled/Disabled Settings

Function	Register
Priority settings	Display plane priority register (DPPR)
Display prioritization enable/disable setting	

2.3.5 Background Settings

The DU supports setting the color displayed when the display size or use of the transparent color results in an area where there is no plane data to be displayed.

Table 8 lists the registers used for setting the background color and figure 8 shows the background color display.

Table 8 Background Color Settings

Function	Register
Background color settings	Background color register (BPOR)




Figure 8 Background Color Display

2.3.6 Sync Signal Settings

The sync signal parameter shown in figure 9 must be set to match the specifications (A) to (E) and (a) to (e) in figure 4 for the target display (e.g. LCD display) used.

Also, table 9 lists registers used to set the DU display timing parameters.




Figure 9 Sync Signal Structure

Table 9 Display Timing Settings Registers

Register	Bit Name	Sync Type (Master Mode)
Horizontal display start position register (HDSR)	HDS	$hsw + xs - 19$
Horizontal display end position register (HDER)	HDE	$hsw + xs - 19 + xw$
Vertical display start position register (VDSR)	VDS	$ys - 2$
Vertical display end position register (VDER)	VDE	$ys - 2 + yw$
Horizontal sync signal pulse width register (HSWR)	HSW	$hsw - 1$
Horizontal scan period register (HCR)	HC	$hc - 1$
Vertical sync position register (VSPR)	VSP	$vc - vsw - 1$
Vertical scan period register (VCR)	VC	$vc - 1$

Notes on these settings:

These values must be set to meet this condition: $(hsw + xs + xw) < (hc + 18 \text{ (decimal)})$

These values must be set to meet this condition: $(vsw + ys + yw) < vc$

VDS must be set to 1 or larger.

These values must be set to meet this condition: $HDE < HC$

2.3.7 Dot Clock Settings

The dot clock must be set up according to the AC characteristics of the target display (e.g. LCD display) used. The dot clock is generated by dividing the source clock.

- Source clock: Either the DU clock (DUck) or an external clock input to the DCLKIN pin can be selected. If the DU clock is selected, the DCKE bit in the display extended function enable register (DEFER) must be set to 1. Since only an integer divisor (1/1, 1/2, 1/3, ...) can be set, a source clock that is an integer multiple of the desired dot clock frequency must be selected. The following restrictions also apply.
 - If the DU clock is selected, the frequency of the divided dot clock generated by the dot clock generation circuit must be 50 MHz or lower.
 - If an external clock input is used, its frequency must be 50 MHz or lower.
- Either a divisor of 1 (1/1), or a divisor other than 1 (1/2, 1/3, ... 1/32) can be selected. If a divisor of 16 or larger is used, the DCKE bit in the display extended function enable register (DEFER) must be set to 1.

Table 10 lists the registers used for DU clock settings.

Table 10 Clock Settings Registers

Function	Register	Bit Name
DU clock setting	Frequency control register (FRQCR1)	S3FC3 to S3FC 0
DUck selection enable Enables the use of divisors from 17 to 32.	Display extended function control register (DEFER)	DCKE
Source clock selection	External sync control register (ESCR)	DCLKSEL
Dot clock output enable		DCLKDIS
Dot clock divisor setting		FRQSEL

2.3.8 Display Interface Settings

The output mode, signal selections, and signal polarity must be set according to the specifications of the target display (e.g. LCD display) used.

- Output mode: Select either master mode or TV sync mode. This application note presents a sample program that selects master mode.
- Signal selection: Select the following signals: VSYNC, ODDF, DISP, and CSYNC.
 - VSYNC pin: Select VSYNC or CSYNC output from the VSYNC pin. In this application note, VSYNC is selected.
 - ODDF: Select ODDF or CLAMP output from the ODDF pin. Since this pin is not used for this application note, the initial value is not changed.
 - DISP: Select DISP, CSYNC, or DE output from the DISP pin. In this application note, DISP is selected.
 - CSYNC: Select CSYNC or HSYNC output from the HSYNC pin. In this application note, HSYNC is selected.
- Signal polarity: Select the polarity for DISP, HSYNC, and VSYNC.
 - DISP: Select the display period polarity. In this application note, active high is selected.
 - HSYNC: Select the horizontal sync signal polarity. In this application note, active low is selected.
 - VSYNC: Select the vertical sync signal polarity. In this application note, active low is selected.

See sections 19.3.1, Display System Control Register (DSYSR), and 19.3.2, Display Mode Register (DSMR), in section 19, Display Unit (DU), in the SH7785 Hardware Manual (REJ09B0261) for details on these settings.

Note: Nothing will be displayed if the image goes outside the display memory area or outside the monitor display area. Also, display data cannot be guaranteed (contaminated data may be displayed) if the display position is displaced and areas outside the display memory are referenced.

Table 11 lists the DU registers used to set up the display interface.

Table 11 Display Interface Settings

Function	Register
Output mode	Display system control register (DSYSR)
Signal selection	Display mode register (DSMR)
Signal polarity	

3. Application Example

This section describes the sample pin settings and sample settings code as a sample program for displaying images on an LCD display using the DU module.

3.1 LCD Display Specifications

This section presents the specifications of the LCD display used in this application note. The display used is a VESA standard conforming LCD display connected with a DVI cable. An RGB to DVI converter IC (the Texas Instruments TFP410) is used in the DVI output.

3.1.1 DVI Converter Specifications

Table 12 lists the specifications of the TFP410 IC used in this application note.

Table 12 TFP410 Specifications (From the product's data sheet)

Item	Specification
Resolution	From VGA through UXGA (This sample program uses WVGA.)
Frequency	From 25 to 125 MHz (This sample program uses 33 MHz.)
Input signals	CMOS, 8-bit digital RGB outputs

Table 13 lists the TFP410 pin function used by this application note.

Table 13 TFP410 Pin Functions

Item	Specification
IDCK+	Dot clock input
HSYNC	Horizontal sync signal input
VSYNC	Vertical sync signal input
DE	Display start signal input
D23 to D16 (R7 to R0)	Red data signal input (8 bits, MSB: R7, LSB: R0)
D15 to D8 (G7 to G0)	Green data signal input (8 bits, MSB: G7, LSB: G0)
D7 to D0 (B7 to B0)	Blue data signal input (8 bits, MSB: B7, LSB: B0)
TXC+, TXC-	Differential pair clock output
TX0+, TX0-	Differential pair data 0 output
TX1+, TX1-	Differential pair data 1 output
TX2+, TX2-	Differential pair data 2 output

3.1.2 DVI Connector Pin Functions

Table 14 lists the pin functions of the DVI connector used in this application note.

Table 14 DVI Connector Pin Functions

Item	Specification
TXC+, TXC-	Differential pair clock
TX0+, TX0-	Differential pair data 0
TX1+, TX1-	Differential pair data 1
TX2+, TX2-	Differential pair data 2

3.1.3 Interface Timing

Table 15 lists the WVGA timing used in this application note.

Also, figure 9 shows the sync signal structure and correspondence.

Table 15 WVGA Timing

Item		Value	Unit	Correspondence with Figure 9
CLK	Frequency	37.5	MHz	
HSYNC	Total	1258	CLK	Horizontal sync period (hc)
	Back porch	110		Horizontal display start position (xs)
	Front porch	220		$hc - (hsw + xs + xw)$
	Valid display period	800		Horizontal display period (xw)
	Sync signal width	128		Horizontal sync signal width (hsw)
VSYNC	Total	525	HSYNC	Vertical sync period (yc)
	Back porch	35		Vertical display start position (ys)
	Front porch	5		$vc - (vsw + ys + yw)$
	Valid display period	480		Vertical display period (yw)
	Sync signal width	5		Vertical sync signal width (ysw)

Table 16 lists sample calculations for values set in registers.

Table 16 WVGA Timing Register Settings

Function	Register	Bit Name	Value	Sample Setting Value
Horizontal timing settings	Horizontal display start position register (HDSR)	HDS	$hsw + xs - 19$ $= 128 + 110 - 19$ $= 219$	0xDB
	Horizontal display end position register (HDER)	HDE	$hsw + xs - 19 + xw$ $= 128 + 110 - 19 + 800$ $= 1019$	0x3FB
	Horizontal sync signal pulse width register (HSWR)	HSW	$hsw - 1$ $= 128 - 1$ $= 127$	0x7F
	Horizontal scan period register (HCR)	HC	$hc - 1$ $= 1258 - 1$ $= 1257$	0x4E9
Vertical timing settings	Vertical display start position register (VDSR)	VDS	$ys - 2$ $= 5 - 2$ $= 3$	0x3
	Vertical display end position register (VDER)	VDE	$ys - 2 + yw$ $= 5 - 2 + 480$ $= 483$	0x1E3
	Vertical sync position register (VSPR)	VSP	$vc - vsw - 1$ $= 525 - 5 - 1$ $= 519$	0x207
	Vertical scan period register (VCR)	VC	$vc - 1$ $= 525 - 1$ $= 524$	0x20c

Table 17 lists the sample clock settings used in this application note.

Table 17 Clock Settings

Function	Register	Bit Name	Value	Sample Setting Value
Dot clock	Frequency control register (FRQCR1)	S3FC3 to S3FC0	Input CLK = 33.33 MHz 33.33 * 9/2 = 150 MHz	0x4
		Display extended function control register (DEFR)	DCKE	DUck enabled
	External sync control register (ESCR)	DCLKSEL	Source clock: DUck	0x1
		DCLKDIS	DCLKOUT	0x1
		FRQSEL	150 MHz/4 = 37.5 MHz	0x3

Since the LCD dot clock specifications call for a frequency of about 34 MHz with a horizontal period of 31.5 kHz. Since the dot clock actually used is 37.5 MHz, the frequency is somewhat high and as a result the image will be shifted left or right somewhat. To correct this image displacement, the horizontal sync period can be increased to adjust the frequency horizontal sync period frequency to be closer to 31.5 kHz and the front porch and back porch adjusted by one pixel at a time to correct the left/right displacement. In the evaluation board used in this application note, since the DVI conversion IC has a DISP signal (display start signal) input, display position displacement can be avoided without adjustment by using this DISP signal.

Whether or not the DISP signal is present depends on the specifications of the LCD module and the signal conversion IC (analog RGB, DVI, or other standard).

3.2 Sample DVI Connection Circuit

3.2.1 Sample Pin Connections

Figure 10 shows the sample DVI connection circuit used in the application note.




Figure 10 Sample Connection Circuit

3.3 Sample Program Specifications

This section presents the specifications of the sample program and its flowcharts.

3.3.1 Specifications

(1) Five BMP files are displayed using four planes in a WVGA size display.

- Plane 1: Draws an 80×80 size image.
- Plane 2: Draws an 80×80 size image using two BMP files.
- Plane 3: Draws an 80×80 size image.
- Plane 4: Draws a 100×80 size image.

(2) The DU is started and the following processing is performed at each frame interrupt.

In this sample program, the scrolling display function is not used for changing the display position of the images, but rather the display position on the monitor is changed using the plane display position X and Y registers. As a result, this sample program implements functionality equivalent to that of a mouse pointer.

— Plane 1: The initial position is at the far upper right of the monitor. The following operations (1) to (4) are then repeated.

- (1): When the image reaches the far upper right of the monitor, the value of the plane 1 display X register (P1DPXR) is decremented by 2 to move the image to the far upper left of the monitor.
- (2): When the image reaches the far upper left of the monitor, the value of the plane 1 display Y register (P1DPYR) is incremented by 2 to move the image to the far lower left of the monitor.
- (3): When the image reaches the far lower left of the monitor, the value of the plane 1 display X register (P1DPXR) is incremented by 2 to move the image to the far lower right of the monitor.
- (4): When the image reaches the far lower right of the monitor, the value of the plane 1 display Y register (P1DPYR) is decremented by 2 to move the image to the far upper right of the monitor.

— Plane 2: The initial position is at the far upper left of the monitor. The following operations (1) to (4) are then repeated. Every 20 frames, P2DC in the plane 2 mode register (P2MR) is set to 1 to switch the frame buffer and update the image.

- (1): When the image reaches the far upper left of the monitor, the value of the plane 2 display X register (P2DPXR) is incremented by 1 to move the image to the far upper right of the monitor.
- (2): When the image reaches the far upper right of the monitor, the value of the plane 2 display Y register (P2DPYR) is incremented by 1 to move the image to the far lower right of the monitor.
- (3): When the image reaches the far lower right of the monitor, the value of the plane 2 display X register (P2DPXR) is decremented by 1 to move the image to the far lower left of the monitor.
- (4): When the image reaches the far lower left of the monitor, the value of the plane 2 display Y register (P2DPYR) is incremented by 1 to move the image to the far upper left of the monitor.

— Plane 3: The initial position is at the far lower left of the monitor. The following operations (1) to (6) are then repeated.

- (1): When the image reaches the far upper left of the monitor, the values of the plane 2 display X register (P2DPXR) and the plane 2 display Y register (P2DPYR) are both incremented by 2 to move the image diagonally to the far lower right.
- (2): When the image reaches the far lower right of the monitor, the values of the plane 2 display X register (P2DPXR) and the plane 2 display Y register (P2DPYR) are both decremented by 2 to move the image diagonally to the far upper left.
- (3): When the image reaches the left edge of the monitor, the value of the plane 2 display X register (P2DPXR) is incremented by 2 and the plane 2 display Y register (P2DPYR) increment/decrement operation remains the same to move the image diagonally to the right edge.
- (4): When the image reaches the top edge of the monitor, the value of the plane 2 display Y register (P2DPYR) is incremented by 2 and the plane 2 display X register (P2DPXR) increment/decrement operation remains the same to move the image diagonally to the lower edge.
- (5): When the image reaches the right edge of the monitor, the value of the plane 2 display X register (P2DPXR) is decremented by 2 and the plane 2 display Y register (P2DPYR) increment/decrement operation remains the same to move the image diagonally to the left edge.

(6): When the image reaches the lower edge of the monitor, the value of the plane 2 display Y register (P2DPYR) is decremented by 2 and the plane 2 display Y register (P2DPYR) increment/decrement operation remains the same to move the image diagonally to the top edge.

— Plane 4: The initial position is at the far upper left of the monitor. The following operations (1) to (6) are then repeated. The displayed image has a size of 8 horizontally by 6 vertically, for a total of 48, on the monitor.

(1): The image is added to image memory.

(2): A DMA transfer from image memory to the frame buffer set in plane 4 display area start address 0 or 1 (P4DSA0R or P4DSA1R) is performed.

(3): Every 60 frames, the image is updated by switching the frame buffer by setting P4DC in the plane 4 mode register (P4MR) to 1.

(4): If 48 images have been displayed on the monitor, images are deleted one at a time from image memory.

(5): The same operation as step (2).

(6): The same operation as step (3).

(3) The processing of (2) operates as an infinite loop.

(4) The on/off state of the display of planes 1 to 4 is controlled from the console.

3.3.2 Sample Program Main Flowchart

Figure 11 shows the flowchart for the main section of the sample program.




Figure 11 Sample Program Main Flowchart

3.3.3 Pin Function Settings

Figure 12 shows the flowchart for setting the pin functions.




Figure 12 Pin Function Setting Flowchart

3.3.4 SCIF Initialization

Figure 13 shows the flowchart for SCIF initialization.




Figure 13 SCIF Initialization Flowchart

3.3.5 DU Initialization

Figures 14 to 16 show the flowchart for DU initialization.




Figure 14 DU Initialization Flowchart 1




Figure 15 DU Initialization Flowchart 2




Figure 16 DU Initialization Flowchart 3

3.3.6 Plane Initialization

Figures 17 and 18 show the flowcharts for plane initialization.




Figure 17 Plane Initialization Flowchart 1




Figure 17 Plane Initialization Flowchart 2

3.3.7 Turning Plane Display On

Figure 19 shows the flowchart for turning on display for each plane.




Figure 19 Turning Plane Display On Flowchart

3.3.8 Turning Plane Display Off

Figure 20 shows the flowchart for turning off display for each plane.




Figure 20 Turning Plane Display Off Flowchart

3.3.9 Frame Buffer Clear

Figure 21 shows the flowchart for clearing the frame buffers for planes 1 to 3.




Figure 21 Frame Buffer Clear Flowchart

3.3.10 Memory Clear

Figure 22 shows the flowchart for clearing the image memory used for the four planes.




Figure 22 Memory Clear Flowchart

3.3.11 Frame Buffer Write

Figure 23 shows the flowchart for writing BMP files to the frame buffers for planes 1 to 3.




Figure 23 Frame Buffer BMP Write Flowchart

3.3.12 Memory Write

Figure 24 shows the flowchart for writing BMP images to the memory used by plane 4.




Figure 24 Write BMP Image to Memory Flowchart

3.3.13 DU Display On/Off

Figure 25 shows the flowchart for turning DU display on or off.




Figure 25 DU Display On/Off Control Flowchart

3.3.14 Enabling Interrupts

Figure 26 shows the flowchart for enabling peripheral module interrupts.




Figure 26 Peripheral Module Interrupt Enabling Flowchart

3.3.15 Disabling Interrupts

Figure 27 shows the flowchart for disabling peripheral module interrupts.




Figure 27 Peripheral Module Interrupt Disabling Flowchart

3.3.16 DU Interrupts

Figure 28 to 33 show the flowcharts for using the DU interrupts.

The sample program uses only the VBK interrupt. Although interrupt handlers for interrupts other than the VBK interrupt are provided, they are not used.




Figure 28 DU Interrupt Flowchart




Figure 29 Vertical Blanking Flag Interrupt Flowchart




Figure 30 TV Sync Signal Error Flag Interrupt Flowchart






Figure 31 Frame Flag Interrupt Flowchart

**Figure 32 Raster Flag Interrupt Flowchart****Figure 33 Horizontal Blanking Flag Interrupt Flowchart**

3.3.17 The DemoSample() Function

Figures 34 to 37 show the flowcharts for the DemoSample() function.




Figure 34 DemoSample() Plane 1 Flowchart




Figure 35 DemoSample() Plane 2 Flowchart




Figure 36 DemoSample() Plane 3 Flowchart




Figure 37 DemoSample() Plane 4 Flowchart

3.3.18 Image Memory Update

Figure 38 shows the flowchart for update the image memory used by plane 4.




Figure 38 Plane 4 Image Memory Update Flowchart

3.3.19 Start of the FB Update DMA Transfer

Figure 39 shows the flowchart for starting the DMA transfer used to update the plane 4 frame buffer.




Figure 39 Frame 4 Frame Buffer Update DMA Transfer Start Flowchart

3.3.20 DMA Interrupts

Figure 40 shows the flowchart for handling the DAM transfer complete interrupt.




Figure 40 DMA Transfer Complete Interrupt Handling Flowchart

3.3.21 Section Allocations

Table 18 lists the section allocations used in this sample program.

Table 18 Section Allocations

Section	Section Usage	Area	Allocation Address (Virtual Address)	
P	Program area	ROM	0x00002000	P0 area (Can be cached, MMU address conversion possible)
C	Constant area	ROM		
C\$BSEC	Uninitialized data area address structure	ROM		
C\$DSEC	Initialized data area address structure	ROM		
D	Initialized data	ROM		
BMP	BMP file	ROM	0x00010000	
B	Uninitialized data area	RAM	0x0C000000	
R	Initialized data area	RAM		
S	Stack area	RAM	0x0DFF8000	
INTHandler	Exception/interrupt handler	ROM	0x80001000	P1 area (Can be cached, MMU address conversion not possible)
VECTTBL	Reset vector table Interrupt vector table	ROM		
INTTBL	Interrupt mask table	ROM		
PIntPRG	Interrupt function	ROM		
FRAMEBUF	Frame buffer	RAM	0x8C100000	
RSTHandler	Reset handler	ROM	0xA0000000	P2 area (Can not be cached, MMU address conversion not possible)
PResetPRG	Reset program	ROM		
PnonCACHE	Program area (Cache invalid access)	ROM		

4. Sample Program

Sample program listing: DU_SampleProgram.c

This is the main function in sample program.

```

001 /*****
002 * DISCLAIMER
003
004 * This software is supplied by Renesas Electronics Corporation. and is only
005 * intended for use with Renesas products. No other uses are authorized.
006
007 * This software is owned by Renesas Electronics Corporation. and is
008 * protected under all applicable laws, including copyright laws.
009
010 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
011 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
012 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
013 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
014 * DISCLAIMED.
015
016 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
017 * ELECTRONICS CORPORATION. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
018 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
019 * FOR ANY REASON RELATED TO THE THIS SOFTWARE, EVEN IF RENESAS OR ITS
020 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
021
022 * Renesas reserves the right, without notice, to make changes to this
023 * software and to discontinue the availability of this software.
024 * By using this software, you agree to the additional terms and
025 * conditions found by accessing the following link:
026 * http://www.renesas.com/disclaimer
027 *****/
028 /* Copyright (C) 2010. Renesas Electronics Corporation., All Rights Reserved. */
029 /*"FILE COMMENT"***** Technical reference data *****
030 * System Name : SH7785 Sample Program
031 * File Name : DU_DemoSample.c
032 * Abstract : SH7785 DU Demo Sample Program
033 * Version : Ver 1.00
034 * Device : SH7785
035 * Tool-Chain : High-performance Embedded Workshop (Version 4.07.00.007)
036 * : C/C++ Compiler Package for SuperH Family (V.9.3.2.0)
037 * OS : None
038 * H/W Platform : Alpha Project AP-SH4A-3A, an SH-4A board
039 * Description : The SH7785 DU demo sample program.
040 * :
041 * Operation :
042 * Limitation :
043 * :
044 *****/
045 * History : 30.SEP.2010 Ver. 1.00 First Release
046 /*"FILE COMMENT END"*****
047 /*****
048 /* */
049 /* FILE :DU_DemoSample.c */
050 /* DATE :Tue, Jul 20, 2010 */
051 /* DESCRIPTION :Main Program */
052 /* CPU TYPE :Other */

```

```
053 /*                                                                    */
054 /* This file is generated by Renesas Project Generator (Ver.4.16).    */
055 /*                                                                    */
056 /*****                                                                    */
057
058
059
060 #ifdef __cplusplus
061 // #include <ios>                // Remove the comment when you use ios
062 // _SINT ios_base::Init::init_cnt; // Remove the comment when you use ios
063 #endif
064
065 #include "config.h"
066 #include "du.h"
067 #include "bitmap.h"
068 #include "intc.h"
069
070 void main(void);
071 #ifdef __cplusplus
072 extern "C" {
073 void abort(void);
074 }
075 #endif
076
077 /* ==== Variable Declarations ==== */
078 #define BUFF_MAX 7
079 #define yposcnt    XRES * 2 * 80
080 #define xupdate    (XRES - 100) * 2
081 #define pio_start0
082 #define pio_end    1
083 #define membase    5
084 int ImageCnt = 0;
085 int xshift=0, yshift=0;
086 static int modify = 0;
087 static int update = 0;
088 static int dmaend = 0;
089 static int mode = 0;
090 unsigned long start_address = (unsigned long)__sectop("BMP");
091 #define offsadd    fb_base + FRAME_SIZE*(membase*2)
092 #define offddadd   fb_base + FRAME_SIZE*(membase*2+1)
093
094 /* ==== Macro Declarations ==== */
095 #define xposcnt(a) 100 * 2 * (a)
096
097 /* ==== Function Declarations ==== */
098 void pinfunc_init( void );
099 int FbWriteBMP( int planenum, int fb );
100 void FbUpdate( int planenum, int fb );
101 void FbClear( int planenum );
102 void FbCopy( int planenum );
103 void MemClear( void );
104 void MemUpdate( int cnt, int mode );
105 void BuffClear(char *pBuff, int size);
106 /**** DU ****/
107 extern void du_init(void);
108 extern void du_display_ctl(int on_off);
109 extern void du_vbk_irq(void);
```

```

110 extern struct plane_info du_plane_info;
111 extern void du_plane_enable( int planenum, int pri );
112 extern void du_plane_disable( int planenum, int pri );
113 /*** SCIF ***/
114 extern int scif_init(void);
115 extern charscif_recive_data( char *Data );
116 extern void scif_transmit_data( char *Data );
117 extern void scif_transmit_data_byte( char *Data );
118
119
120 /*"FUNC COMMENT"*****
121 * ID
122 * Outline      : Sample program main() function
123 *              : (DU Display)
124 * Include      :
125 * Declaration  : void main(void)
126 * Description  : After SCIF initialization, displays "SH7785 DU DEMO Sample" on the console.
127 *              : After DU initialization, clears the frame buffers for four planes of data
128 *              : and writes BMP files to the frame buffers for each plane.
129 *              : It then displays a WVGA image on the LCD display and enables the VSYNC interrupt.
130 *              : The displayed/not displayed state of each plane can be controlled from the console.
131 *              :
132 * Limitation   :
133 *              :
134 * Argument     : none
135 * Return Value : none
136 * Calling Functions :
137 *"FUNC COMMENT END"*****/
138 void main(void)
139 {
140     int ret;
141     int p1=1, p2=1, p3=1, p4=1;
142     char KeyBuff[BUFF_MAX];
143
144     ret = scif_init();
145     if( ret == 0 )
146         scif_transmit_data("\n\rSH7785 DU DEMO Sample\n");
147
148     pinfunc_init();
149     du_init();
150     FbClear(PLANE1);
151     FbClear(PLANE2);
152     FbClear(PLANE3);
153     FbClear(PLANE4);
154     MemClear();
155     if(FbWriteBMP(PLANE1, 0) != 0)
156         scif_transmit_data("\rBMP Write Error Plane1 FB1\n");
157     if(FbWriteBMP(PLANE2, 0) != 0)
158         scif_transmit_data("\rBMP Write Error Plane2 FB0\n");
159     if(FbWriteBMP(PLANE2, 1) != 0)
160         scif_transmit_data("\rBMP Write Error Plane2 FB1\n");
161     if(FbWriteBMP(PLANE3, 0) != 0)
162         scif_transmit_data("\rBMP Write Error Plane3 FB1\n");
163     if(MemWriteBMP() != 0)
164         scif_transmit_data("\rBMP Write Error Memory\n");
165
166     du_display_ctl(DISP_ON);

```

```
167  irq_enable(_DU);
168  while(1) {
169      scif_transmit_data("\rPLANE ON/OFF SETTING(TOGGLE)\n");
170
171      if(p1) {
172          scif_transmit_data("\r### PLANE1 DISPLAY = ON  ###\n");
173          du_plane_enable( PLANE1, du_plane_info.plane[PLANE1].pri );
174      } else {
175          scif_transmit_data("\r### PLANE1 DISPLAY = OFF ###\n");
176          du_plane_disable( PLANE1, du_plane_info.plane[PLANE1].pri );
177      }
178
179      if(p2) {
180          scif_transmit_data("\r### PLANE2 DISPLAY = ON  ###\n");
181          du_plane_enable( PLANE2, du_plane_info.plane[PLANE2].pri );
182      } else {
183          scif_transmit_data("\r### PLANE2 DISPLAY = OFF ###\n");
184          du_plane_disable( PLANE2, du_plane_info.plane[PLANE2].pri );
185      }
186
187      if(p3) {
188          scif_transmit_data("\r### PLANE3 DISPLAY = ON  ###\n");
189          du_plane_enable( PLANE3, du_plane_info.plane[PLANE3].pri );
190      } else {
191          scif_transmit_data("\r### PLANE3 DISPLAY = OFF ###\n");
192          du_plane_disable( PLANE3, du_plane_info.plane[PLANE3].pri );
193      }
194
195      if(p4) {
196          scif_transmit_data("\r### PLANE4 DISPLAY = ON  ###\n");
197          du_plane_enable( PLANE4, du_plane_info.plane[PLANE4].pri );
198      } else {
199          scif_transmit_data("\r### PLANE4 DISPLAY = OFF ###\n");
200          du_plane_disable( PLANE4, du_plane_info.plane[PLANE4].pri );
201      }
202
203      scif_transmit_data("\r-- Please Select Number --\n");
204      scif_transmit_data("\r-- 1 : PLANE1      --\n");
205      scif_transmit_data("\r-- 2 : PLANE2      --\n");
206      scif_transmit_data("\r-- 3 : PLANE3      --\n");
207      scif_transmit_data("\r-- 4 : PLANE4      --\n");
208      scif_transmit_data("\r-- >");
209
210      BuffClear( KeyBuff, BUFF_MAX );           // Clears Buff.
211      while( scif_recive_data( KeyBuff ) != 0);
212      switch( KeyBuff[0] ) {
213          case '1' :
214              p1 = !p1;
215              break;
216          case '2' :
217              p2 = !p2;
218              break;
219          case '3' :
220              p3 = !p3;
221              break;
222          case '4' :
223              p4 = !p4;
```

```

224             break;
225     default :
226             break;
227     }
228     scif_transmit_data("\n\n");
229
230
231 }
232
233 }
234 /*"FUNC COMMENT"*****
235 * ID :
236 * Outline : Sample program main() function
237 * : (DU Display)
238 * Include :
239 * Declaration : void pinfunc_init( void )
240 * Description : Sets the pin functions.
241 * :
242 * :
243 * :
244 * :
245 * :
246 * Limitation :
247 * :
248 * Argument : none
249 * Return Value : none
250 * Calling Functions :
251 *"FUNC COMMENT END"*****/
252
253 void pinfunc_init( void )
254 {
255     GPIO.P1MSELR.WORD = 0x2180;
256     GPIO.P2MSELR.WORD = 0x0000;
257     GPIO.PBCR.WORD = 0xFFFF0;
258     GPIO.PCCR.WORD = 0x0000;
259     GPIO.PDCR.WORD = 0x0000;
260     GPIO.PHCR.WORD = 0xFC30;
261     GPIO.PMCR.WORD = 0xFFFF5;
262     GPIO.PPCR.WORD = 0x03C0;
263 }
264
265 /* FB Functions */
266 /*"FUNC COMMENT"*****
267 * ID :
268 * Outline : Sample program main() function
269 * : (DU Display)
270 * Include :
271 * Declaration : void pset(int planenum, int fb, int x,int y,unsigned char r,unsigned char g,unsigned char b)
272 * Description : Writes one pixel (16 bits) of data to a frame buffer.
273 * :
274 * :
275 * :
276 * :
277 * :
278 * Limitation :
279 * :
280 * Argument : planenum: plane number, fb: FB plane, x: x coordinate, y: y coordinate

```

```

281 *           : r: pixel red value, g: pixel green value, b: pixel blue value
282 * Return Value      : none
283 * Calling Functions :
284 * "FUNC COMMENT END"*****/
285 void  pset(int planenum, int fb, int x,int y,unsigned char r,unsigned char g,unsigned char b)
286 {
287     intoffset, c, mask;
288     int memadd;
289
290     if ((x >= du_plane_info.xw) || (y >= du_plane_info.yw)) {
291         return;
292     }
293     offset = (y * du_plane_info.plane[planenum].dsx + x) * 2;
294
295     if (fb)
296         memadd = DUP(planenum).DSA1R.LONG;
297     else
298         memadd = DUP(planenum).DSA0R.LONG;
299
300     memadd += offset;
301     *(volatile unsigned short *)memadd = RGB16(r, g, b);
302 }
303
304 #if defined(_BIG)
305 /*"FUNC COMMENT"*****
306 * ID           :
307 * Outline      : Sample program main() function
308 *             : (DU Display)
309 * Include      :
310 * Declaration  : unsigned short swap_endian16(unsigned short value)
311 * Description  : Performs a byte swap on a 16-bit datum.
312 *             :
313 *             :
314 *             :
315 *             :
316 *             :
317 * Limitation   :
318 *             :
319 * Argument     : Value before conversion
320 * Return Value : Value after conversion
321 * Calling Functions :
322 * "FUNC COMMENT END"*****/
323
324 unsigned short swap_endian16(unsigned short value)
325 {
326     return ((value & 0xFF) << 8) | ((value >> 8) & 0xFF);
327 }
328
329 /*"FUNC COMMENT"*****
330 * ID           :
331 * Outline      : Sample program main() function
332 *             : (DU Display)
333 * Include      :
334 * Declaration  : unsigned short swap_endian32(unsigned long value)
335 * Description  : Performs a byte swap on a 32-bit datum.
336 *             :
337 *             :

```

```

338 *           :
339 *           :
340 *           :
341 * Limitation :
342 *           :
343 * Argument   : Value before conversion
344 Return Value : Value after conversion
345 * Calling Functions :
346 * "FUNC COMMENT END"*****/
347 unsigned long swap_endian32(unsigned long value)
348 {
349     return (value >> 24) | (value << 24) | ((value >> 8) & 0xFF00) | ((value << 8) & 0xFF0000);
350 }
351
352 /*"FUNC COMMENT"*****
353 * ID           :
354 * Outline      : Sample program main() function
355 *             : (DU Display)
356 * Include      :
357 * Declaration  : int FbWriteBMP( int planenum, int fb )
358 * Description  : Writes a BMP image into a frame buffer.
359 *             : (big endian)
360 *             :
361 *             :
362 *             :
363 *             :
364 * Limitation   :
365 *             :
366 * Argument     : planenum: plane number, fb: FB plane
367 Return Value  : -1 BMP file error
368 * Calling Functions :
369 * "FUNC COMMENT END"*****/
370 int FbWriteBMP( int planenum, int fb )
371 {
372     bitmap_file_header_t *file_header = (bitmap_file_header_t *)start_address;
373     bitmap_header_t *bitmap_header = (bitmap_header_t *) (start_address + 14);
374     long x, y;
375     unsigned long bitmap_pitch, line;
376     unsigned char red, green, blue, index;
377     unsigned short rgb16;
378     unsigned long offsetadd;
379
380     if (swap_endian16(file_header->bitmap_file_type) != 0x4D42) {
381         scif_transmit_data("\n\rERROR_INVALID_BITMAP_FILE\n");
382         return(-1);
383     }
384
385     // Calculate pitches.
386     bitmap_pitch = swap_endian32(file_header->bitmap_file_size);
387     bitmap_pitch -= swap_endian32(file_header->bitmap_file_bits_offset);
388     bitmap_pitch /= swap_endian32(bitmap_header->bitmap_height);
389
390     // Load all lines.
391     for (y = 0; y < swap_endian32(abs(bitmap_header->bitmap_height)); y++)
392     {
393         // Seek to line.
394         if (swap_endian32(bitmap_header->bitmap_height) > 0)

```



```

395     {
396         line = swap_endian32(bitmap_header->bitmap_height) - y - 1;
397     }
398     else
399     {
400         line = y;
401     }
402
403     /* Address update */
404     offsetadd = swap_endian32(file_header->bitmap_file_bits_offset) +
line * bitmap_pitch;
405
406     // Load all pixels.
407     for (x = 0; x < swap_endian32(bitmap_header->bitmap_width); x++)
408     {
409         rgb16 = swap_endian16(*(unsigned short *) (start_address + offsetadd + (x * 2)));
410         red = ((rgb16 & 0xF800) >> 8);
411         green = ((rgb16 & 0x07E0) >> 3);
412         blue = ((rgb16 & 0x001F) << 3);
413         pset(planenum, fb, x, y, red, green, blue);
414     }
415 }
416 start_address += swap_endian32(file_header->bitmap_file_size);
417 return 0;
418 }
419
420 #else
421 /*"FUNC COMMENT"*****
422 * ID
423 * Outline      : Sample program main() function
424 *              : (DU Display)
425 * Include      :
426 * Declaration  : int FbWriteBMP( int planenum, int fb )
427 * Description  : Writes a BMP image into a frame buffer.
428 *              : (little endian)
429 *              :
430 *              :
431 *              :
432 *              :
433 * Limitation   :
434 *              :
435 * Argument     : planenum: plane number, fb: FB plane
436 Return Value  : -1: BMP file error
437 * Calling Functions :
438 /*"FUNC COMMENT END"*****
439 int FbWriteBMP( int planenum, int fb )
440 {
441     bitmap_file_header_t *file_header = (bitmap_file_header_t *)start_address;
442     bitmap_header_t *bitmap_header = (bitmap_header_t *) (start_address + 14);
443     long x, y;
444     unsigned long bitmap_pitch, line;
445     unsigned char red, green, blue, index;
446     unsigned short rgb16;
447     unsigned long offsetadd;
448
449     if (file_header->bitmap_file_type != 0x4D42) {
450         scif_transmit_data("\n\rERROR_INVALID_BITMAP_FILE\n");

```

```

451     return(-1);
452 }
453
454 // Calculate pitches.
455 bitmap_pitch = file_header->bitmap_file_size;
456 bitmap_pitch -= file_header->bitmap_file_bits_offset;
457 bitmap_pitch /= bitmap_header->bitmap_height;
458
459 // Load all lines.
460 for (y = 0; y < abs(bitmap_header->bitmap_height); y++)
461 {
462     // Seek to line.
463     if (bitmap_header->bitmap_height > 0)
464     {
465         line = bitmap_header->bitmap_height - y - 1;
466     }
467     else
468     {
469         line = y;
470     }
471
472     /* Address update */
473     offsetadd = file_header->bitmap_file_bits_offset + line * bitmap_pitch;
474
475     // Load all pixels.
476     for (x = 0; x < bitmap_header->bitmap_width; x++)
477     {
478         rgb16 = *(unsigned short *)(start_address + offsetadd + (x * 2));
479         red = ((rgb16 & 0xF800) >> 8);
480         green = ((rgb16 & 0x07E0) >> 3);
481         blue = ((rgb16 & 0x001F) << 3);
482         pset(planenum, fb, x, y, red, green, blue);
483     }
484 }
485
486 start_address += file_header->bitmap_file_size;
487 return 0;
488 }
489 #endif
490 /*"FUNC COMMENT"*****
491 * ID :
492 * Outline : Sample program main() function
493 * : (DU Display)
494 * Include :
495 * Declaration : void FbClear( int planenum )
496 * Description : Initializes a frame buffer to the transparent color (green).
497 * :
498 * :
499 * :
500 * :
501 * :
502 * Limitation :
503 * :
504 * Argument : planmenum: plane number
505 Return Value : none
506 * Calling Functions :
507 *"FUNC COMMENT END"*****

```

```

508 void FbClear( int planenum )
509 {
510     unsigned long address0 = DUP(planenum).DSA0R.LONG;
511     unsigned long address1 = DUP(planenum).DSA1R.LONG;
512     int i;
513     unsigned long data = (unsigned long)(color(0, 63, 0)) << 16 | color(0, 63, 0);
514
515     for (i = 0; i < FRAME_SIZE/4; i++) {
516         *(unsigned long *)address0 = data;
517         *(unsigned long *)address1 = data;
518         address0 += 4;
519         address1 += 4;
520     }
521 }
522
523
524 #if defined(_BIG)
525 /*"FUNC COMMENT"*****
526 * ID
527 * Outline      : Sample program main() function
528 *              : (DU Display)
529 * Include      :
530 * Declaration  : int MemWriteBMP( void )
531 * Description  : (big endian)
532 *              :
533 *              :
534 *              :
535 *              :
536 *              :
537 * Limitation   :
538 *              :
539 * Argument     : none
540 Return Value   : -1: BMP file error
541 * Calling Functions :
542 /*"FUNC COMMENT END"*****
543 int MemWriteBMP( void )
544 {
545     bitmap_file_header_t *file_header = (bitmap_file_header_t *)start_address;
546     bitmap_header_t *bitmap_header = (bitmap_header_t *) (start_address + 14);
547     long x, y;
548     unsigned long bitmap_pitch, line;
549     unsigned char red, green, blue, index;
550     unsigned short rgb16;
551     unsigned long offsetadd;
552     int offset;
553     int memadd;
554
555     if (swap_endian16(file_header->bitmap_file_type) != 0x4D42) {
556         scif_transmit_data("\n\rERROR_INVALID_BITMAP_FILE\n");
557         return(-1);
558     }
559
560     // Calculate pitches.
561     bitmap_pitch = swap_endian32(file_header->bitmap_file_size);
562     bitmap_pitch -= swap_endian32(file_header->bitmap_file_bits_offset);
563     bitmap_pitch /= swap_endian32(bitmap_header->bitmap_height);
564

```

```

565
566 // Load all lines.
567 for (y = 0; y < swap_endian32(abs(bitmap_header->bitmap_height)); y++)
568 {
569     // Seek to line.
570     if (swap_endian32(bitmap_header->bitmap_height) > 0)
571     {
572         line = swap_endian32(bitmap_header->bitmap_height) - y - 1;
573     }
574     else
575     {
576         line = y;
577     }
578
579     /* Address update */
580     offsetadd = swap_endian32(file_header->bitmap_file_bits_offset) + line * bitmap_pitch;
581
582     // Load all pixels.
583     for (x = 0; x < swap_endian32(bitmap_header->bitmap_width); x++)
584     {
585         rgb16 = swap_endian16(*(unsigned short *) (start_address + offsetadd + (x * 2)));
586         red = ((rgb16 & 0xF800) >> 8);
587         green = ((rgb16 & 0x07E0) >> 3);
588         blue = ((rgb16 & 0x001F) << 3);
589         offset = (y * swap_endian32(bitmap_header->bitmap_width) + x) * 2;
590         memadd = offsetadd;
591         memadd += offset;
592         *(volatile unsigned short *)memadd = RGB16(red, green, blue);
593     }
594 }
595
596 start_address += swap_endian32(file_header->bitmap_file_size);
597 return 0;
598
599 }
600 #else
601 /*"FUNC COMMENT"*****
602 * ID :
603 * Outline : Sample program main() function
604 * : (DU Display)
605 * Include :
606 * Declaration : int MemWriteBMP( void )
607 * Description : (little endian)
608 * :
609 * :
610 * :
611 * :
612 * :
613 * Limitation :
614 * :
615 * Argument : none
616 Return Value : -1: BMP file error
617 * Calling Functions :
618 /*"FUNC COMMENT END"*****/
619 int MemWriteBMP( void )
620 {
621     bitmap_file_header_t *file_header = (bitmap_file_header_t *)start_address;

```

```
622  bitmap_header_t *bitmap_header = (bitmap_header_t *)(start_address + 14);
623  long x, y;
624  unsigned long bitmap_pitch, line;
625  unsigned char red, green, blue, index;
626  unsigned short rgb16;
627  unsigned long offsetadd;
628  int offset;
629  int memadd;
630
631  if (file_header->bitmap_file_type != 0x4D42) {
632      scif_transmit_data("\n\rERROR_INVALID_BITMAP_FILE\n");
633      return(-1);
634  }
635
636  // Calculate pitches.
637  bitmap_pitch = file_header->bitmap_file_size;
638  bitmap_pitch -= file_header->bitmap_file_bits_offset;
639  bitmap_pitch /= bitmap_header->bitmap_height;
640
641
642  // Load all lines.
643  for (y = 0; y < abs(bitmap_header->bitmap_height); y++)
644  {
645      // Seek to line.
646      if (bitmap_header->bitmap_height > 0)
647      {
648          line = bitmap_header->bitmap_height - y - 1;
649      }
650      else
651      {
652          line = y;
653      }
654
655      /* Address update */
656      offsetadd = file_header->bitmap_file_bits_offset + line * bitmap_pitch;
657
658      // Load all pixels.
659      for (x = 0; x < bitmap_header->bitmap_width; x++)
660      {
661          rgb16 = *(unsigned short *)(start_address + offsetadd + (x * 2));
662          red = ((rgb16 & 0xF800) >> 8);
663          green = ((rgb16 & 0x07E0) >> 3);
664          blue = ((rgb16 & 0x001F) << 3);
665          offset = (y * bitmap_header->bitmap_width + x) * 2;
666          memadd = offsetadd;
667          memadd += offset;
668          *(volatile unsigned short *)memadd = RGB16(red, green, blue);
669      }
670  }
671
672  start_address += file_header->bitmap_file_size;
673  return 0;
674
675 }
676 #endif
677
678 /*"FUNC COMMENT"*****
```

```

679 * ID          :
680 * Outline     : Sample program main() function
681 *             : (DU Display)
682 * Include     :
683 * Declaration : void MemClear( void )
684 * Description : Initializes image memory to the transparent color (green).
685 *             :
686 *             :
687 *             :
688 *             :
689 *             :
690 * Limitation  :
691 *             :
692 * Argument    : none
693 Return Value  : none
694 * Calling Functions :
695 *"FUNC COMMENT END"*****/
696 void MemClear( void )
697 {
698     unsigned long address0 = offsadd;
699     unsigned long address1 = offdadd;
700     int i;
701     unsigned long data = (unsigned long)(color(0, 63, 0)) << 16 | color(0, 63, 0);
702
703     for (i = 0; i < FRAME_SIZE/4; i++) {
704         *(unsigned long *)address0 = data;
705         *(unsigned long *)address1 = data;
706         address0 += 4;
707         address1 += 4;
708     }
709 }
710
711 /*"FUNC COMMENT"*****
712 * ID          :
713 * Outline     : Sample program main() function
714 *             : (DU Display)
715 * Include     :
716 * Declaration : void MemUpdate( int cnt, int mode )
717 * Description : Adds a single BMP image to image memory.
718 *             :
719 *             :
720 *             :
721 *             :
722 *             :
723 * Limitation  :
724 *             :
725 * Argument    : cnt: number of BMP display images, mode: 0 = increment/1 = decrement
726 Return Value  : none
727 * Calling Functions :
728 *"FUNC COMMENT END"*****/
729 void MemUpdate( int cnt, int mode )
730 {
731     unsigned long sadd = offsadd;
732     unsigned long dadd = offdadd;
733     int i, j;
734
735     /* Sets the transfer target start address. */

```

```

736  dadd += (xposcnt(cnt%8)) + ((cnt/8) * yposcnt);
737
738  for(i = 0;i < 80; i++) {
739      for(j = 0;j < 100; j++) {
740          if( mode )
741              *(unsigned short *)dadd = color(0, 63, 0);
742          else
743              *(unsigned short *)dadd = *(unsigned short *)sadd;
744
745          sadd += 2;
746          dadd += 2;
747
748      }
749      dadd += xupdate;
750  }
751 }
752
753 /*"FUNC COMMENT"*****
754 * ID
755 * Outline      : Sample program main() function
756 *              : (DU Display)
757 * Include      :
758 * Declaration  : void StartDMA( int planenum, int fb )
759 * Description  : Initializes DMAC channel 0 and starts a DMA transmission
760 *              : Enables DMA interrupts
761 *              :
762 *              :
763 *              :
764 *              :
765 * Limitation   :
766 *              :
767 * Argument     : planenum: plane number, fb: FB plane
768 * Return Value : none
769 * Calling Functions :
770 *"FUNC COMMENT END"*****/
771 void StartDMA( int planenum, int fb )
772 {
773     *(unsigned long *)0xFC808020 = offdadd | 0xA0000000;
774     if ( fb )
775         *(unsigned long *)0xFC808024 = DUP(planenum).DSA0R.LONG | 0xA0000000;
776     else
777         *(unsigned long *)0xFC808024 = DUP(planenum).DSA1R.LONG | 0xA0000000;
778
779     DMAC0.TCR.BIT.CNT = XRES * YRES * 2 / 4;
780     DMAC0.CHCR.LONG = 0;
781     DMAC0.DMAOR0.BIT.DME = 1; /* Enable DMAC0 to DMAC5 */
782     DMAC0.CHCR.BIT.IE = 1; /* Enable interrupts */
783     DMAC0.CHCR.BIT.TS2 = 0; /* long access */
784     DMAC0.CHCR.BIT.TS = 2; /* long access */
785     DMAC0.CHCR.BIT.DM = 1; /* Increment the transfer target */
786     DMAC0.CHCR.BIT.SM = 1; /* Increment the transfer source */
787     DMAC0.CHCR.BIT.RS = 4; /* Auto request */
788     DMAC0.CHCR.BIT.DE = 1; /* Enable transfers */
789     dmaend = 0;
790     irq_enable( _DMAC0 );
791 }
792

```

```

793 /*"FUNC COMMENT"*****
794 * ID :
795 * Outline : Sample program main() function
796 * : (DU Display)
797 * Include :
798 * Declaration : void dmac0_irq( void )
799 * Description : Disables DMAC interrupts and disables transfers
800 * : Sets the DMA transfer complete flag.
801 * :
802 * :
803 * :
804 * :
805 * Limitation :
806 * :
807 * Argument : none
808 Return Value : none
809 * Calling Functions :
810 /*"FUNC COMMENT END"*****/
811 void dmac0_irq( void )
812 {
813     int tmp;
814     DMAC0.CHCR.BIT.IE = 0; /* Disable interrupts */
815     DMAC0.CHCR.BIT.DE = 0; /* Disable transfers */
816     tmp = DMAC0.CHCR.BIT.TE;
817     DMAC0.CHCR.BIT.TE = 0; /* Flag clear*/
818     dmaend = 1;
819 }
820
821 /* Demo Sample Program */
822
823 /*"FUNC COMMENT"*****
824 * ID :
825 * Outline : Sample program main() function
826 * : (DU Display)
827 * Include :
828 * Declaration : void DemoSample( void )
829 * Description : Updates the frame buffers for planes 1 to 4.
830 * :
831 * :
832 * :
833 * :
834 * :
835 * Limitation :
836 * :
837 * Argument : none
838 Return Value : none
839 * Calling Functions :
840 /*"FUNC COMMENT END"*****/
841 void DemoSample( void )
842 {
843     int i = 0;
844     int xpos = XRES - 80;
845     int ypos = YRES - 80;
846
847     /* PLANE1 */
848     if ((DUP(i).DPXR.BIT.DPX > 0) && (DUP(i).DPYR.BIT.DPY == 0)) /* Move left (←) */
849         DUP(i).DPXR.BIT.DPX -= 2;

```



```
850 else if((DUP(i).DPXR.BIT.DPX == 0) && (DUP(i).DPYR.BIT.DPY < ypos)) /* Move down (↓) */
851     DUP(i).DPYR.BIT.DPY += 2;
852 else if((DUP(i).DPXR.BIT.DPX < xpos) && (DUP(i).DPYR.BIT.DPY == ypos)) /* Move right (→)*/
853     DUP(i).DPXR.BIT.DPX += 2;
854 else if((DUP(i).DPXR.BIT.DPX == xpos) && (DUP(i).DPYR.BIT.DPY > 0)) /* Move up (↑) */
855     DUP(i).DPYR.BIT.DPY -= 2;
856
857 i++;
858
859 /* PLANE2 */
860 if((modify%20) == 0)
861     DUP(i).MR.BIT.DC = 1;
862
863 if ((DUP(i).DPXR.BIT.DPX < xpos) && (DUP(i).DPYR.BIT.DPY == 0)) /* Move right (→) */
864     DUP(i).DPXR.BIT.DPX += 1;
865 else if((DUP(i).DPXR.BIT.DPX == xpos) && (DUP(i).DPYR.BIT.DPY < ypos)) /* Move down (↓) */
866     DUP(i).DPYR.BIT.DPY += 1;
867 else if((DUP(i).DPXR.BIT.DPX > 0) && (DUP(i).DPYR.BIT.DPY == ypos)) /* Move left (←) */
868     DUP(i).DPXR.BIT.DPX -= 1;
869 else if((DUP(i).DPXR.BIT.DPX == 0) && (DUP(i).DPYR.BIT.DPY > 0)) /* Move up (↑)*/
870     DUP(i).DPYR.BIT.DPY -= 1;
871
872 modify++;
873 i++;
874
875 /* PLANE3 */
876 if ((DUP(i).DPXR.BIT.DPX == 0) && (DUP(i).DPYR.BIT.DPY == 0)) {
877     xshift = 2;
878     yshift = 2;
879 } else if ((DUP(i).DPXR.BIT.DPX == xpos) && (DUP(i).DPYR.BIT.DPY == ypos)) {
880     xshift = -2;
881     yshift = -2;
882 } else if (DUP(i).DPXR.BIT.DPX == 0) {
883     xshift = 2;
884 } else if(DUP(i).DPYR.BIT.DPY == 0) {
885     yshift = 2;
886 } else if(DUP(i).DPXR.BIT.DPX == xpos) {
887     xshift = -2;
888 } else if(DUP(i).DPYR.BIT.DPY == ypos) {
889     yshift = -2;
890 } else {
891     xshift = xshift;
892     yshift = yshift;
893 }
894
895 DUP(i).DPXR.BIT.DPX += xshift;
896 DUP(i).DPYR.BIT.DPY += yshift;
897
898 i++;
899 /* PLANE4 */
900 /* Transfer the original image to image memory using PIO. */
901 if( update == pio_start ) {
902     if( ImageCnt == 48 ) {
903         mode = !mode;
904         ImageCnt = 0;
905     }
906
```

```
907     MemUpdate( ImageCnt, mode );
908     update = pio_end;
909     ImageCnt++;
910     StartDMA( 3, DU.DSSR.BIT.DFB4 );
911 }
912
913 if(((modify%60) == 0) && dmaend) {
914     DUP(i).MR.BIT.DC = 1;
915     update = pio_start;
916     dmaend = 0;
917 }
918 }
919
920 /*"FUNC COMMENT"*****
921 * ID :
922 * Outline : Sample program main() function
923 * : (DU Display)
924 * Include :
925 * Declaration : void BuffClear(char *pBuff, int size)
926 * Description : Serial reception data buffer initialization
927 * :
928 * :
929 * :
930 * :
931 * :
932 * Limitation :
933 * :
934 * Argument : *pBuff: Buffer, size: Buffer size
935 Return Value : none
936 * Calling Functions :
937 *"FUNC COMMENT END"*****/
938 void BuffClear(char *pBuff, int size)
939 {
940     int i;
941     for( i = 0; i < size; i++ ) /* Clear the serial data reception work area. */
942     {
943         *( pBuff + i ) = 0;
944     }
945 }
946
947
948
949 #ifdef __cplusplus
950 void abort(void)
951 {
952
953 }
954 #endif
```

Sample program listing: du.c

Initializes the DU.

```

001 /*****
002 * DISCLAIMER
003
004 * This software is supplied by Renesas Electronics Corporation. and is only
005 * intended for use with Renesas products. No other uses are authorized.
006
007 * This software is owned by Renesas Electronics Corporation. and is
008 * protected under all applicable laws, including copyright laws.
009
010 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
011 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
012 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
013 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
014 * DISCLAIMED.
015
016 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
017 * ELECTRONICS CORPORATION. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
018 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
019 * FOR ANY REASON RELATED TO THE THIS SOFTWARE, EVEN IF RENESAS OR ITS
020 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
021
022 * Renesas reserves the right, without notice, to make changes to this
023 * software and to discontinue the availability of this software.
024 * By using this software, you agree to the additional terms and
025 * conditions found by accessing the following link:
026 * http://www.renesas.com/disclaimer
027 *****/
028 /* Copyright (C) 2010. Renesas Electronics Corporation., All Rights Reserved.*/
029 /*"FILE COMMENT"***** Technical reference data *****/
030 * System Name : SH7785 Sample Program
031 * File Name : du.c
032 * Abstract : SH7785 DU Initial Settings Sample Program
033 * Version : Ver 1.00
034 * Device : SH7785
035 * Tool-Chain : High-performance Embedded Workshop (Version 4.07.00.007)
036 * : C/C++ Compiler Package for SuperH Family (V.9.3.2.0)
037 * OS : None
038 * H/W Platform : Alpha Project AP-SH4A-3A, an SH-4A board
039 * Description : The SH7785 DU initial settings sample program.
040 * :
041 * Operation :
042 * Limitation :
043 * :
044 *****/
045 * History : 30.Sep.2010 Ver. 1.00 First Release
046 /*"FILE COMMENT END"*****/
047
048 #include "du.h"
049
050 /* ==== Function Declarations ==== */
051 extern void DemoSample( void );
052 extern void delay( int cnt );
053
054 struct plane_info du_plane_info = {

```

```

055  DU_CLK_INTERNAL,          /* clock_source */
056  HTOTAL,                  /* hc - X direction total */
057  VTOTAL,                  /* vc - Y direction total */
058  XRES,                    /* xw - X direction display size */
059  YRES,                    /* yw - Y direction display size */
060  X_FRONT,                 /* xe - X direction front porch */
061  X_BACK,                  /* xs - X direction back porch */
062  Y_FRONT,                 /* ye - Y direction front porch */
063  Y_BACK,                  /* ys - Y direction back porch */
064  H_WIDTH,                 /* hsw Hsync width */
065  V_WIDTH,                 /* vsw Vsync width */
066  {{ /* plane1 */
067     DISP_ON,               /* plane_enable */
068     0,                     /* dsa0 - frame buffer address 0 */
069     0,                     /* dsa1 - frame buffer address 1 */
070     80,                    /* dsx - plane display size in the X direction */
071     80,                    /* dsy - plane display size in the Y direction */
072     XRES-80,               /* dpx - Separation in the X direction from the dsa origin display position */
073     0,                     /* dpy - Separation in the Y direction from the dsa origin display position */
074     0,                     /* spx - Separation in the X direction from the dsa origin start position */
075     0,                     /* spy - Separation in the Y direction from the dsa origin start position */
076     0,                     /* waspy - Y direction start position for the wraparound area */
077     80,                    /* wamwy - Y direction memory width for wraparound (240 to 4095) */
078     1,                     /* pri - Priority */
079     80,                    /* mwx - X direction memory width for the plane (16 to 4096) */
080     80,                    /* mly - Y direction memory area */
081  },
082  { /* plane2 */
083     DISP_ON,               /* plane_enable */
084     0,                     /* dsa0 - frame buffer address 0 */
085     0,                     /* dsa1 - frame buffer address 1 */
086     80,                    /* dsx - plane display size in the X direction */
087     80,                    /* dsy - plane display size in the Y direction */
088     0,                     /* dpx - Separation in the X direction from the dsa origin display position */
089     0,                     /* dpy - Separation in the Y direction from the dsa origin display position */
090     0,                     /* spx - Separation in the X direction from the dsa origin start position */
091     0,                     /* spy - Separation in the Y direction from the dsa origin start position */
092     0,                     /* waspy - Y direction start position for the wraparound area */
093     80,                    /* wamwy - Y direction memory width for wraparound (240 to 4095) */
094     2,                     /* pri - Priority */
095     80,                    /* mwx - X direction memory width for the plane (16 to 4096) */
096     80,                    /* mly - Y direction memory area */
097  },
098  { /* plane3 */
099     DISP_ON,               /* plane_enable */
100     0,                     /* dsa0 - frame buffer address 0 */
101     0,                     /* dsa1 - frame buffer address 1 */
102     80,                    /* dsx - plane display size in the X direction */
103     80,                    /* dsy - plane display size in the Y direction */
104     0,                     /* dpx - Separation in the X direction from the dsa origin display position */
105     YRES-80,               /* dpy - Separation in the Y direction from the dsa origin display position */
106     0,                     /* spx - Separation in the X direction from the dsa origin start position */
107     0,                     /* spy - Separation in the Y direction from the dsa origin start position */
108     0,                     /* waspy - Y direction start position for the wraparound area */
109     80,                    /* wamwy - Y direction memory width for wraparound (240 to 4095) */
110     3,                     /* pri - Priority */
111     80,                    /* mwx - X direction memory width for the plane (16 to 4096) */

```

```

112     80,                /* mly - Y direction memory area */
113 },
114 #if !defined(CONFIG_SCREEN_SVGA)
115 { /* plane4 */
116     DISP_ON,           /* plane_enable */
117     0,                 /* dsa0 - frame buffer address 0 */
118     0,                 /* dsa1 - frame buffer address 1 */
119     XRES,              /* dsx - plane display size in the X direction */
120     YRES,              /* dsy - plane display size in the Y direction */
121     0,                 /* dpx - Separation in the X direction from the dsa origin display position */
122     0,                 /* dpy - Separation in the Y direction from the dsa origin display position */
123     0,                 /* spx - Separation in the X direction from the dsa origin start position */
124     0,                 /* spy - Separation in the Y direction from the dsa origin start position */
125     0,                 /* waspy - Y direction start position for the wraparound area */
126     YRES,              /* wamwy - Y direction memory width for wraparound (240 to 4095) */
127     4,                 /* pri - Priority */
128     XRES,              /* mwx - X direction memory width for the plane (16 to 4096) */
129     YRES,              /* mly - Y direction memory area */
130 },
131 #if defined(CONFIG_SCREEN_VGA)
132 { /* plane5 */
133     DISP_ON,           /* plane_enable */
134     0,                 /* dsa0 - frame buffer address 0 */
135     0,                 /* dsa1 - frame buffer address 1 */
136     40,                /* dsx - plane display size in the X direction */
137     40,                /* dsy - plane display size in the Y direction */
138     0,                 /* dpx - Separation in the X direction from the dsa origin display position */
139     0,                 /* dpy - Separation in the Y direction from the dsa origin display position */
140     0,                 /* spx - Separation in the X direction from the dsa origin start position */
141     0,                 /* spy - Separation in the Y direction from the dsa origin start position */
142     0,                 /* waspy - Y direction start position for the wraparound area */
143     YRES,              /* wamwy - Y direction memory width for wraparound (240 to 4095) */
144     5,                 /* pri - Priority */
145     0,                 /* mwx - X direction memory width for the plane (16 to 4096) */
146     0,                 /* mly - Y direction memory area */
147 },
148 { /* plane6 */
149     DISP_ON,           /* plane_enable */
150     0,                 /* dsa0 - frame buffer address 0 */
151     0,                 /* dsa1 - frame buffer address 1 */
152     40,                /* dsx - plane display size in the X direction */
153     40,                /* dsy - plane display size in the Y direction */
154     0,                 /* dpx - Separation in the X direction from the dsa origin display position */
155     0,                 /* dpy - Separation in the Y direction from the dsa origin display position */
156     0,                 /* spx - Separation in the X direction from the dsa origin start position */
157     0,                 /* spy - Separation in the Y direction from the dsa origin start position */
158     0,                 /* waspy - Y direction start position for the wraparound area */
159     0,                 /* wamwy - Y direction memory width for wraparound (240 to 4095) */
160     6,                 /* pri - Priority */
161     0,                 /* mwx - X direction memory width for the plane (16 to 4096) */
162     0,                 /* mly - Y direction memory area */
163 },
164 #endif /* CONFIG_SCREEN_VGA | CONFIG_SCREEN_WVGA */
165 #endif /* CONFIG_SCREEN_SVGA */
166 },
167 };
168

```

```

169 /*"FUNC COMMENT"*****
170 * ID :
171 * Outline : Sample program main() function
172 * : (DU Display)
173 * Include :
174 * Declaration : void du_plane_init( int planenum )
175 * Description : Plane initialization
176 * :
177 * :
178 * :
179 * :
180 * :
181 * Limitation :
182 * :
183 * Argument : planenum: Plane number
184 * Return Value : none
185 * Calling Functions :
186 /*"FUNC COMMENT END"*****/
187 void du_plane_init( int planenum )
188 {
189     /* DSA settings for each plane */
190     DUP(planenum).DSA0R.LONG = fb_base + FRAME_SIZE*(planenum*2);
191     DUP(planenum).DSA1R.LONG = fb_base + FRAME_SIZE*(planenum*2+1);
192
193     /* Mode settings for each plane */
194     DUP(planenum).MR.LONG = FMT_BPP16 | BUF_MODE_MANU;
195
196     /* Screen size settings for each plane */
197     DUP(planenum).DSXR.BIT.DSX = du_plane_info.plane[planenum].dsx;
198     DUP(planenum).DSYR.BIT.DSY = du_plane_info.plane[planenum].dsy;
199
200     /* Display position settings for each plane */
201     DUP(planenum).DPXR.LONG = du_plane_info.plane[planenum].dpx;
202     DUP(planenum).DPYR.LONG = du_plane_info.plane[planenum].dpy;
203
204     /* Start position settings for each plane */
205     DUP(planenum).SPXR.BIT.SPX = du_plane_info.plane[planenum].spx;
206     DUP(planenum).SPYR.BIT.SPY = du_plane_info.plane[planenum].spy;
207
208     /* X direction memory width setting for each plane */
209     DUP(planenum).MWR.LONG = du_plane_info.plane[planenum].mwx;
210
211     /* Transparent color settings for each plane */
212     DUP(planenum).TC2R.BIT.TC2 = color(0, 63, 0);
213
214 }
215
216 /*"FUNC COMMENT"*****
217 * ID :
218 * Outline : Sample program main() function
219 * : (DU Display)
220 * Include :
221 * Declaration : void du_plane_enable( int planenum, int pri )
222 * Description : Turns plane display on.
223 * :
224 * :
225 * :

```

```

226 *           :
227 *           :
228 * Limitation :
229 *           :
230 * Argument   : planenum: Plane number, pri: Priority
231 * Return Value : none
232 * Calling Functions :
233 * "FUNC COMMENT END"*****/
234 void du_plane_enable( int planenum, int pri )
235 {
236     unsigned long tmp;
237     int i, dpe, dps;
238     tmp = DU.DPPR.LONG;
239
240
241     for(i = 0;i < 6; i++) {
242         if( ((tmp >> (i * 4)) & 0x7) == (pri - 1))
243             tmp &= ~(0xf << (i * 4));
244     }
245
246     switch (pri) {
247         case 1:
248             dpe = 3;
249             dps = 0;
250             break;
251         case 2:
252             dpe = 7;
253             dps = 4;
254             break;
255         case 3:
256             dpe = 11;
257             dps = 8;
258             break;
259         case 4:
260             dpe = 15;
261             dps = 12;
262             break;
263         case 5:
264             dpe = 19;
265             dps = 16;
266             break;
267         case 6:
268             dpe = 23;
269             dps = 20;
270             break;
271         default:
272             break;
273     }
274     tmp &= ~(0xf << dps);
275     tmp |= (1 << dpe) + (planenum << dps);
276     DU.DPPR.LONG = tmp;
277 }
278
279 /*"FUNC COMMENT"*****
280 * ID           :
281 * Outline     : Sample program main() function
282 *           : (DU Display)

```

```

283 * Include           :
284 * Declaration       : void du_plane_init( int planenum )
285 * Description       : Turns plane display off.
286 *                   :
287 *                   :
288 *                   :
289 *                   :
290 *                   :
291 * Limitation        :
292 *                   :
293 * Argument          : planenum: Plane number, pri: Priority
294 * Return Value      : none
295 * Calling Functions :
296 * "FUNC COMMENT END"*****/
297 void du_plane_disable( int planenum, int pri )
298 {
299     unsigned long tmp;
300     int i, dpe, dps;
301     tmp = DU.DPPR.LONG;
302
303
304     for(i = 0;i < 6; i++) {
305         if( ((tmp >> (i * 4)) & 0x7) == (pri - 1))
306             tmp &= ~(0xf << (i * 4));
307     }
308
309     switch (pri) {
310         case 1:
311             dpe = 3;
312             dps = 0;
313             break;
314         case 2:
315             dpe = 7;
316             dps = 4;
317             break;
318         case 3:
319             dpe = 11;
320             dps = 8;
321             break;
322         case 4:
323             dpe = 15;
324             dps = 12;
325             break;
326         case 5:
327             dpe = 19;
328             dps = 16;
329             break;
330         case 6:
331             dpe = 23;
332             dps = 20;
333             break;
334         default:
335             break;
336     }
337     tmp &= ~(0xf << dps);
338     tmp |= (0 << dpe) + (planenum << dps);
339     DU.DPPR.LONG = tmp;

```



```

340 }
341
342 /*"FUNC COMMENT"*****
343 * ID
344 * Outline      : Sample program main() function
345 *              : (DU Display)
346 * Include      :
347 * Declaration  : void du_init( void )
348 * Description  : DU initialization
349 *              :
350 *              :
351 *              :
352 *              :
353 *              :
354 * Limitation   :
355 *              :
356 * Argument     : none
357 * Return Value : none
358 * Calling Functions :
359 *"FUNC COMMENT END"*****/
360 void du_init( void )
361 {
362     int i;
363
364     /* Initialization */
365     DU.DSYSR.BIT.DRES = 1;
366     DU.DSYSR.BIT.TVM = MASTER_MODE;
367 #if defined(_BIG)
368     DU.DSYSR.BIT.DSEC = 1;          /* Big endian*/
369 #endif
370
371     DU.DSMR.BIT.CSPM = 1;          /* HSYNC signal output */
372     DU.DSMR.BIT.CDED = 1;          /* Disables the CDE signal */
373
374     DU.DSRCR.LONG = 0x0000CB00;    /* Clears the display status register */
375
376     DU.DIER.BIT.VBE = 1;          /* Enables vertical interrupts */
377
378     DU.CPCR.LONG = 0x00000000;     /* Color palettes 1 to 4 are unused */
379
380 //     DU.DEFR.BIT.DSAE = 1;          /* Frame address expansion (31 to 4) */
381     DU.DEFR.BIT.DCKE = 1;
382
383     /* Horizontal display start position*/
384     DU.HDSR.BIT.HDS = du_plane_info.hsw + du_plane_info.xs - REVISE;
385
386     /* Horizontal display end position */
387     DU.HDER.BIT.HDE = DU.HDSR.BIT.HDS + du_plane_info.xw;
388
389     /* Vertical display start position */
390     DU.VDSR.BIT.VDS = du_plane_info.ys - 2;
391
392     /* Vertical display end position */
393     DU.VDER.BIT.VDE = DU.VDSR.BIT.VDS + du_plane_info.yw;
394
395     /* Horizontal scan period */
396     DU.HCR.BIT.HC = du_plane_info.hc - 1;

```

```

397
398 /* Horizontal sync signal pulse width */
399 DU.HSWR.BIT.HSW = du_plane_info.hsw - 1;
400
401 /* Vertical sync position */
402 DU.VSPR.BIT.VSP = du_plane_info.vc - du_plane_info.vsw - 1;
403
404 /* Vertical scan period */
405 DU.VCR.BIT.VC = du_plane_info.vc - 1;
406
407 DU.EQWR.LONG = 0;
408 DU.SPWR.LONG = 0;
409 DU.CLAMPSR.LONG = 0;
410 DU.CLAMPWR.LONG = 1;
411
412 DU.CP1TR.LONG = 0; /* Color palette 1 is unused */
413 DU.CP2TR.LONG = 0; /* Color palette 2 is unused */
414 DU.CP3TR.LONG = 0; /* Color palette 3 is unused */
415 DU.CP4TR.LONG = 0; /* Color palette 4 is unused */
416 DU.DOOR.LONG = 0x0000FC00; /* Color setting when the plane is unused: green */
417 DU.CDER.LONG = 0; /* Color detection is not set. */
418 DU.BPOR.LONG = 0x00204494; /* Background color setting: indigo */
419 DU.RINTOFSR.LONG = 0; /* Raster interrupts are not set. */
420
421
422 /* Initialization for each plane */
423 for (i=0;i<PLANE_NUM;i++) {
424     du_plane_init( i );
425     du_plane_enable( i, du_plane_info.plane[i].pri );
426 }
427
428 DU.ESCR.BIT.DCLKSEL = du_plane_info.clk_sorce;
429 DU.ESCR.BIT.FRQSEL = 3; /* Divides the input clock by 4. */
430
431 DU.OTAR.LONG = 0;
432 }
433
434 /*"FUNC COMMENT"*****
435 * ID :
436 * Outline : Sample program main() function
437 * : (DU Display)
438 * Include :
439 * Declaration : void du_display_ctl( int on_off )
440 * Description : DU display on/off control
441 * :
442 * :
443 * :
444 * :
445 * :
446 * Limitation :
447 * :
448 * Argument : on_off: On when 1, off when 0.
449 * Return Value : none
450 * Calling Functions :
451 *"FUNC COMMENT END"*****/
452 void du_display_ctl( int on_off )
453 {

```

```

454  if (on_off) {
455      DU.DSYSR.BIT.DRES = 0;
456      DU.DSYSR.BIT.DEN = 1;
457  } else {
458      DU.DSYSR.BIT.DRES = 1;
459      DU.DSYSR.BIT.DEN = 0;
460  }
461 }
462
463 /*"FUNC COMMENT"*****
464 * ID          :
465 * Outline     : Sample program main() function
466 *             : (DU Display)
467 * Include     :
468 * Declaration : void du_tvr_irq(void)
469 * Description : TVR interrupt handling
470 *             :
471 *             :
472 *             :
473 *             :
474 *             :
475 * Limitation  :
476 *             :
477 * Argument    : none
478 * Return Value : none
479 * Calling Functions :
480 *"FUNC COMMENT END"*****/
481 void du_tvr_irq(void)
482 {
483     DU.DSRCR.BIT.TVCL = 1;
484 }
485
486 /*"FUNC COMMENT"*****
487 * ID          :
488 * Outline     : Sample program main() function
489 *             : (DU Display)
490 * Include     :
491 * Declaration : void du_frm_irq(void)
492 * Description : FRM interrupt handling
493 *             :
494 *             :
495 *             :
496 *             :
497 *             :
498 * Limitation  :
499 *             :
500 * Argument    : none
501 * Return Value : none
502 * Calling Functions :
503 *"FUNC COMMENT END"*****/
504 void du_frm_irq(void)
505 {
506     DU.DSRCR.BIT.FRCL = 1;
507 }
508
509
510 /*"FUNC COMMENT"*****

```

```

511 * ID          :
512 * Outline     : Sample program main() function
513 *             : (DU Display)
514 * Include     :
515 * Declaration : void du_vbk_irq(void)
516 * Description : VBK interrupt handling
517 *             : Demo Sample program 1 execution
518 *             :
519 *             :
520 *             :
521 *             :
522 * Limitation  :
523 *             :
524 * Argument    : none
525 * Return Value : none
526 * Calling Functions :
527 * "FUNC COMMENT END"*****/
528 void du_vbk_irq(void)
529 {
530     DU.DSRCR.BIT.VBCL = 1;
531
532     DemoSample();
533 }
534
535 /*"FUNC COMMENT"*****
536 * ID          :
537 * Outline     : Sample program main() function
538 *             : (DU Display)
539 * Include     :
540 * Declaration : void du_rint_irq(void)
541 * Description : RINT interrupt handling
542 *             :
543 *             :
544 *             :
545 *             :
546 *             :
547 * Limitation  :
548 *             :
549 * Argument    : none
550 * Return Value : none
551 * Calling Functions :
552 * "FUNC COMMENT END"*****/
553 void du_rint_irq(void)
554 {
555     DU.DSRCR.BIT.RICL = 1;
556
557 }
558
559 /*"FUNC COMMENT"*****
560 * ID          :
561 * Outline     : Sample program main() function
562 *             : (DU Display)
563 * Include     :
564 * Declaration : void du_hbk_irq(void)
565 * Description : HBK interrupt handling
566 *             :
567 *             :

```

```
568 *           :
569 *           :
570 *           :
571 * Limitation :
572 *           :
573 * Argument   : none
574 * Return Value : none
575 * Calling Functions :
576 * "FUNC COMMENT END"*****/
577 void du_hbk_irq(void)
578 {
579     DU.DSRCR.BIT.HBCL = 1;
580
581 }
582
```

Sample program listing: du.h

Header file for "du.c"

```
001
002 #ifndef _DU_H_
003 #define _DU_H_
004
005 #include "config.h"
006 #include "iodefine.h"
007
008 #define PLANE10
009 #define PLANE21
010 #define PLANE32
011 #define PLANE43
012 #define PLANE54
013 #define PLANE65
014
015 #if defined(CONFIG_SCREEN_VGA)
016 #define XRES      640
017 #define YRES      480
018 #define X_FRONT  105
019 #define X_BACK    16
020 #define Y_FRONT   33
021 #define Y_BACK    10
022 #define H_WIDTH   39
023 #define V_WIDTH   2
024 #define PLANE_NUM4
025 #elif defined(CONFIG_SCREEN_WVGA)
026 #define XRES      800
027 #define YRES      480
028 #define X_FRONT  220
029 #define X_BACK    110
030 #define Y_FRONT   35
031 #define Y_BACK    5
032 #define H_WIDTH   128
033 #define V_WIDTH   5
034 #define PLANE_NUM4
035 #elif defined(CONFIG_SCREEN_SVGA)
036 #define XRES      800
037 #define YRES      600
038 #define X_FRONT   0
039 #define X_BACK     0
040 #define Y_FRONT   0
041 #define Y_BACK     0
042 #define H_WIDTH   0
043 #define V_WIDTH   0
044 #define PLANE_NUM3
045 #else
046 #define XRES      480
047 #define YRES      234
048 #define X_FRONT   0
049 #define X_BACK     0
050 #define Y_FRONT   0
051 #define Y_BACK     0
052 #define H_WIDTH   0
053 #define V_WIDTH   0
054 #define PLANE_NUM6
```

```

055 #endif
056
057 #define HTOTALXRES + X_FRONT + X_BACK + H_WIDTH
058 #define VTOTALYRES + Y_FRONT + Y_BACK + V_WIDTH
059
060 /* Transparent color settings: RGB = 5:6:5, R/B = 0 to 31, G = 0 to 63 */
061 #define color(R, G, B) (R << 11) | (G << 5) | B
062
063
064 #define REVISE19 /* Master */
065 //#define REVISE24 /* TV synchronization */
066
067 #define MASTER_MODE 0
068 #define TV_MODE 2
069
070 #define DU_CLK_INTERNAL1
071 #define DU_CLK_EXTERNAL0
072
073 #define DISP_ON 1
074 #define DISP_OFF 0
075
076 static int fb_base = (int)__sectop("FRAMEBUF");
077 #define FRAME_SIZE 1024 * 1024 * 1 /* 1MB */
078
079 #define DUP(ch) (*(volatile struct st_dup *)((unsigned long)0xFFF80000 + ((ch+1) << 8)))
080
081 /* PnMR */
082 #define FMT_BPP8 0
083 #define FMT_BPP16 1
084 #define FMT_ARGB 2
085 #define FMT_YC 3
086 #define BUF_MODE_AUTO (2 << 4)
087 #define BUF_MODE_MANU (0 << 4)
088 #define DC_ON (1 << 7)
089 #define DC_OFF (0 << 7)
090 #define WAE_ON (1 << 16)
091 #define WAE_OFF (0 << 16)
092
093
094
095
096 struct plane_cfg {
097     int plane_enable; /* Plane display on: 1, off: 0 */
098     intdsa0; /* Frame buffer address 0 */
099     intdsa1; /* Frame buffer address 1 */
100     int dsx; /* Plane display size in the X direction*/
101     int dsy; /* Plane display size in the Y direction */
102     intdpx; /* Separation in the X direction from the dsa origin display position */
103     intdpy; /* Separation in the Y direction from the dsa origin display position */
104     int spx; /* Separation in the X direction from the dsa origin start position */
105     int spy; /* Separation in the Y direction from the dsa origin start position */
106     int waspy; /* Y direction start position for the wraparound area */
107     int wamwy; /* Y direction memory width for wraparound (240 to 4095) */
108     int pri; /* pri - Priority */
109     int mxw; /* X direction memory width for the plane (16 to 4096) */
110     int mly; /* Y direction memory area */
111 };

```

```
112
113 struct plane_info {
114     int clk_sorce;
115     int hc;          /* X direction total */
116     int vc;          /* Ydirection total */
117     int xw;          /* X direction display size */
118     int yw;          /* Y direction display size */
119     int xe;          /* X direction back porch */
120     int xs;          /* X direction front porch */
121     int ye;          /* Y direction back porch */
122     int ys;          /* Y direction front porch */
123     int hsw;        /* Hsync width */
124     int vsw;        /* Vsync width */
125     struct plane_cfg plane[PLANE_NUM];
126 };
127
128
129
130
131 #endif /* _DU_H_ */
```


Sample program listing: scif.c

Sample program that demonstrates serial communications channel 1 initialization.

```

001 /*****
002 * DISCLAIMER
003
004 * This software is supplied by Renesas Electronics Corporation. and is only
005 * intended for use with Renesas products. No other uses are authorized.
006
007 * This software is owned by Renesas Electronics Corporation. and is
008 * protected under all applicable laws, including copyright laws.
009
010 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES
011 * REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY,
012 * INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
013 * PARTICULAR PURPOSE AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY
014 * DISCLAIMED.
015
016 * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
017 * ELECTRONICS CORPORATION. NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
018 * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES
019 * FOR ANY REASON RELATED TO THE THIS SOFTWARE, EVEN IF RENESAS OR ITS
020 * AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
021
022 * Renesas reserves the right, without notice, to make changes to this
023 * software and to discontinue the availability of this software.
024 * By using this software, you agree to the additional terms and
025 * conditions found by accessing the following link:
026 * http://www.renesas.com/disclaimer
027
028 /* Copyright (C) 2010. Renesas Electronics Corporation., All Rights Reserved.*/
029 /*"FILE COMMENT"***** Technical reference data *****/
030 * System Name : SH7785 Sample Program
031 * File Name : scif.c
032 * Abstract : SH7785 SCIF Initial Settings Sample Program
033 * Version : Ver 1.00
034 * Device : SH7785
035 * Tool-Chain : High-performance Embedded Workshop (Version 4.07.00.007)
036 * : C/C++ Compiler Package for SuperH Family (V.9.3.2.0)
037 * OS : None
038 * H/W Platform : Alpha Project AP-SH4A-3A, an SH-4A board
039 * Description : The SH7785 SCIF initial settings sample program.
040 * :
041 * Operation :
042 * Limitation :
043 * :
044 *****
045 * History : 01.Sep.2010 Ver. 1.00 First Release
046 /*"FILE COMMENT END"*****/
047
048
049 #include"scif.h"
050
051 /*"FUNC COMMENT"*****
052 * ID :
053 * Outline : Sample program main() function

```

```

054 *           : (DU Display)
055 * Include   :
056 * Declaration : int delay( int cnt )
057 * Description : Software wait
058 *           : Iterates a for statement loop cnt times.
059 *           :
060 *           :
061 *           :
062 *           :
063 * Limitation :
064 *           :
065 * Argument   : cnt
066 * Return Value : none
067 * Calling Functions :
068 * "FUNC COMMENT END" "*****"/
069 void delay( int cnt )
070 {
071     int i;
072     for(i=0;i<cnt;i++);
073 }
074
075 /* "FUNC COMMENT" "*****"
076 * ID           :
077 * Outline      : Sample program main() function
078 *           : (DU Display)
079 * Include      :
080 * Declaration  : int scif_init(void)
081 * Description  : SCIF initialization
082 *           :
083 *           :
084 *           :
085 *           :
086 *           :
087 * Limitation  :
088 *           :
089 * Argument     : none
090 * Return Value : -1: baud rate clock calculation error
091 * Calling Functions :
092 * "FUNC COMMENT END" "*****"/
093 int scif_init(void)
094 {
095     unsigned short data;
096     int t = -1, cnt = 0;
097
098     SCIF.SCSCR.WORD = 0x0000; /* TIE, RIE, TE, RE Clear */
099
100     SCIF.SCFER.BIT.TFCL = 1; /* Tx FIFO Clear */
101     SCIF.SCFER.BIT.RFCL = 1; /* Rx FIFO Clear */
102
103     SCIF.SCFER.WORD = 0x0000; /* BRK, DR, TR Clear */
104     SCIF.SCLSR.BIT.ORER = 0; /* OREr Clear */
105
106     #if defined(CONFIG_SCIF_CLK_EXTERNAL)
107         SCIF.SCSCR.BIT.CKE = 2; /* Clock source:SCK */
108     #elif defined(CONFIG_SCIF_CLK_PCLK)
109         SCIF.SCSCR.BIT.CKE = 0; /* Clock source:PCLK */
110         t = SCBRR_VALUE(CONFIG_BPS, CONFIG_SCIF_CLK_PCLK);

```

```

111 #endif /* CONFIG_SCIF_CLK */
112
113 if(t > 0) {
114     while(t >= 256) {
115         cnt++;
116         t >> 2;
117     }
118     if(cnt > 3)
119         return -1;
120
121     SCIF.SCSMR.BIT.CKS = cnt;
122     SCIF.SCBRR = t;
123 }
124 delay(1000);
125
126 SCIF.SCFCR.BIT.RTRG = 0;
127 SCIF.SCFCR.BIT.TTRG = 0;
128 SCIF.SCFCR.BIT.TFCL = 1; /* Tx FIFO Clear */
129 SCIF.SCFCR.BIT.RFCL = 1; /* Rx FIFO Clear */
130
131 SCIF.SCFCR.BIT.TFCL = 0; /* Tx FIFO Not Clear */
132 SCIF.SCFCR.BIT.RFCL = 0; /* Rx FIFO Not Clear */
133 SCIF.SCSCR.BIT.TE = 1;
134 SCIF.SCSCR.BIT.RE = 1;
135 return 0;
136 }
137
138 /*"FUNC COMMENT"*****
139 * ID :
140 * Outline : Sample program main() function
141 * : (DU Display)
142 * Include :
143 * Declaration : void scif_transmit_data( char *Data )
144 * Description : SCIF multi-byte data transmission
145 * :
146 * :
147 * :
148 * :
149 * :
150 * Limitation :
151 * :
152 * Argument : *Data: Transmit data storage area
153 * Return Value : none
154 * Calling Functions :
155 *"FUNC COMMENT END"*****/
156 void scif_transmit_data( char*Data )
157 {
158     while( *Data )
159     {
160         while(!(SCIF.SCFSR.BIT.TDFE)); /* Wait until transmit data becomes write enabled. */
161         SCIF.SCFTDR = *Data; /* Set the transmit data. */
162         Data++;
163         while(!(SCIF.SCFSR.BIT.TEND)); /* Wait for transmit complete.*/
164         SCIF.SCFSR.BIT.TDFE = 0;
165         SCIF.SCFSR.BIT.TEND = 0;
166     }
167 }

```

```

168
169 /*"FUNC COMMENT"*****
170 * ID
171 * Outline      : Sample program main() function
172 *              : (DU Display)
173 * Include      :
174 * Declaration  : void scif_transmit_byte_data( char *Data )
175 * Description  : SCIF single-byte data transmission
176 *              :
177 *              :
178 *              :
179 *              :
180 *              :
181 * Limitation   :
182 *              :
183 * Argument     : *Data: Transmit data storage area
184 * Return Value : none
185 * Calling Functions :
186 /*"FUNC COMMENT END"*****/
187 void scif_transmit_data_byte( char *Data )
188 {
189     while(!(SCIF.SCFSR.BIT.TDFE)); /* Wait until transmit data becomes write enabled. */
190     SCIF.SCFTDR = *Data;           /* Set the transmit data. */
191     while(!(SCIF.SCFSR.BIT.TEND)); /* Wait for transmit complete. */
192     SCIF.SCFSR.BIT.TDFE = 0;
193     SCIF.SCFSR.BIT.TEND = 0;
194 }
195
196 /*"FUNC COMMENT"*****
197 * ID
198 * Outline      : Sample program main() function
199 *              : (DU Display)
200 * Include      :
201 * Declaration  : char scif_recive_data( char *Data )
202 * Description  : SCIF data reception
203 *              :
204 *              :
205 *              :
206 *              :
207 *              :
208 * Limitation   :
209 *              :
210 * Argument     : *Data: Receive data storage area
211 * Return Value : -1: Receive error
212 * Calling Functions :
213 /*"FUNC COMMENT END"*****/
214 char scif_recive_data( char *Data )
215 {
216     unsigned char  ReadData, i = 0;
217     char  ret_cd = 0;
218
219     for(;;)
220     {
221         if(( SCIF.SCFSR.BIT.ER ) ||
222            ( SCIF.SCFSR.BIT.BRK ) ||
223            ( SCIF.SCFSR.BIT.DR )) /* Did an error occur? */
224         {

```

```
225     ReadData = SCIF.SCFRDR; /* Dummy data read*/
226     ret_cd = -1; /* Set that a receive error occurred. */
227     SCIF.SCFSR.WORD &= 0x0000; /* Clear the error. */
228     SCIF.SCLSR.WORD &= 0x0000;
229     }
230     else if( SCIF.SCFSR.BIT.RDF ) /* Was data received?*/
231     {
232         *Data = SCIF.SCFRDR; /* Get the data. */
233         SCIF.SCFSR.BIT.RDF = 0; /* Clear the reception sign. */
234         SCIF.SCFSR.BIT.DR = 0; /* Clear the reception sign. */
235         scif_transmit_data_byte( Data );
236         if( *Data == '\n' ) /* Is the acquired data a CR? */
237         {
238             break; /* Processing has completed. */
239         }
240         if( *Data == 0x0d ) /* Is the acquired data a CR? */
241         {
242             break; /* Processing has completed. */
243         }
244         Data++; /* Set the next data acquisition address. */
245         if( ++i == 4 )
246         {
247             ret_cd = -1;
248         }
249     }
250     if( ret_cd == -1 )
251     {
252         break;
253     }
254 }
255 return( ret_cd );
256 }
257
258
```

Sample program listing: scif.h

Header file for " scif.h ".

```
01
02 #ifndef _SCIF_H
03 #define _SCIF_H
04
05 #include "iodefine.h"
06 #include "config.h"
07
08 #if defined(CONFIG_SCIF0)
09 #define SCIF (*(volatile struct st_scif *)0xFFEA0000) /* SCIF0 Address */
10 #elif defined(CONFIG_SCIF1)
11 #define SCIF (*(volatile struct st_scif *)0xFFEB0000) /* SCIF1 Address */
12 #elif defined(CONFIG_SCIF2)
13 #define SCIF (*(volatile struct st_scif *)0xFFEC0000) /* SCIF2 Address */
14 #elif defined(CONFIG_SCIF3)
15 #define SCIF (*(volatile struct st_scif *)0xFFED0000) /* SCIF3 Address */
16 #elif defined(CONFIG_SCIF4)
17 #define SCIF (*(volatile struct st_scif *)0xFFEE0000) /* SCIF4 Address */
18 #elif defined(CONFIG_SCIF5)
19 #define SCIF (*(volatile struct st_scif *)0xFFEF0000) /* SCIF5 Address */
20 #endif /* CONFIG_SCIFn */
21
22 // #define SCBRR_VALUE(bps, clk) ((clk+16*bps)/(16*bps)-1)
23 #define SCBRR_VALUE(bps, clk) ((clk)/(32*bps)-1)
24
25 /* SCFCR */
26 #define RTRG1 0
27 #define RTRG161
28 #define RTRG322
29 #define RTRG483
30 #define TTRG320
31 #define TTRG161
32 #define TTRG2 2
33 #define TTRG0 3
34
35
36
37 #endif /* _SCIF_H */
```

Sample program listing: intprg.c

Registers the DU interrupt handler and the DMAC channel 0 interrupt handler as handlers.

```
... Code omitted ...
231 /* H'620 DMAC0 interrupt */
232 void INT_DMAC_DMINT0(void)
233 {
234     irq_disable( _DMAC0 );
235     dmac0_irq();
236 }
... Code omitted ...
508 /* H'D80 DU interrupt */
509 void INT_DU_DUI(void)
510 {
511     irq_disable( _DU );
512
513     if( DU.DSSR.BIT.TVR & DU.DIER.BIT.TVE)
514         du_tvr_irq();
515     else if( DU.DSSR.BIT.FRM & DU.DIER.BIT.FRE)
516         du_frm_irq();
517     else if( DU.DSSR.BIT.VBK & DU.DIER.BIT.VBE)
518         du_vbk_irq();
519     else if( DU.DSSR.BIT.RINT & DU.DIER.BIT.RIE)
520         du_rint_irq();
521     else if( DU.DSSR.BIT.HBK & DU.DIER.BIT.HBE)
522         du_hbk_irq();
523
524     irq_enable( _DU );
525 }
... Code omitted ...
```

Sample program listing: intc.h

Sets the peripheral module interrupt enabled/disabled states and priorities.

```
001 /*****
002 *
003 * Device      : SH-4A/SH7785
004 *
005 * File Name   : intc.h
006 *
007 * Abstract    : INTC .
008 *
009 * History     : 1.00 (2010-09-30) [Hardware Manual Revision : 1.00]
010 *
011 * Copyright(c) 2010 Renesas Electronics Corp.
012 *             And Renesas Solutions Corp.,All Rights Reserved.
013 *
014 *****/
015
016 #ifndef _INTC_H_
017 #define _INTC_H_
018
019 static enum {
020     _TMU0,
021     _TMU1,
022     _TMU2,
023     _TMU2_IC,
024     _TMU3,
025     _TMU4,
026     _TMU5,
027     _SCIF0,
028     _SCIF1,
029     _SCIF2,
030     _SCIF3,
031     _SCIF4,
032     _SCIF5,
033     _WDT,
034     _H_UDI,
035     _DMAC0,
036     _DMAC1,
037     _HAC0,
038     _HAC1,
039     _PCIC0,
040     _PCIC1,
041     _PCIC2,
042     _PCIC3,
043     _PCIC4,
044     _PCIC5,
045     _SIOF,
046     _HSPI,
047     _MMCIF,
048     _FLCTL,
049     _GPIO,
050     _SSI0,
051     _SSI1,
052     _DU,
053     _GDTA
054 }int_num;
```



```

055
056 static enum {
057     PRI0, PRI1, PRI2, PRI3, PRI4, PRI5, PRI6, PRI7, PRI8, PRI9, PRI10,
058     PRI11, PRI12, PRI13, PRI14, PRI15, PRI16, PRI17, PRI18, PRI19, PRI20,
059     PRI21, PRI22, PRI23, PRI24, PRI25, PRI26, PRI27, PRI28, PRI29, PRI30,
060     PRI31
061 }priority;
062
063 struct intc2_table {
064     int pri;          /* Priority */
065     int pri_pos;     /* Priority bit position */
066     char pri_add;    /* Priority address offset */
067     int st_pos;     /* Interrupt bit positions */
068 };
069
070 static struct intc2_table intc_table[] = {
071     /* pri, pri_pos, pri_add, st_pos */
072     { PRI0, 24, 0x00, 0 }, /* TMU0 */
073     { PRI0, 16, 0x00, 0 }, /* TMU1 */
074     { PRI0, 8, 0x00, 0 }, /* TMU2 */
075     { PRI0, 0, 0x00, 0 }, /* TMU2_IC */
076     { PRI0, 24, 0x04, 1 }, /* TMU3 */
077     { PRI0, 16, 0x04, 1 }, /* TMU4 */
078     { PRI0, 8, 0x04, 1 }, /* TMU5 */
079     { PRI0, 24, 0x08, 2 }, /* SCIF0 */
080     { PRI0, 16, 0x08, 3 }, /* SCIF1 */
081     { PRI0, 8, 0x08, 4 }, /* SCIF2 */
082     { PRI0, 0, 0x08, 5 }, /* SCIF3 */
083     { PRI0, 24, 0x0C, 6 }, /* SCIF4 */
084     { PRI0, 16, 0x0C, 7 }, /* SCIF5 */
085     { PRI0, 8, 0x0C, 8 }, /* WDT */
086     { PRI0, 24, 0x10, 9 }, /* H_UDI */
087     { PRI15, 16, 0x10, 10 }, /* DMAC0 */
088     { PRI0, 8, 0x10, 11 }, /* DMAC1 */
089     { PRI0, 24, 0x14, 12 }, /* HAC0 */
090     { PRI0, 16, 0x14, 13 }, /* HAC1 */
091     { PRI0, 8, 0x14, 14 }, /* PCI0 */
092     { PRI0, 0, 0x14, 15 }, /* PCI1 */
093     { PRI0, 24, 0x18, 16 }, /* PCI2 */
094     { PRI0, 16, 0x18, 17 }, /* PCI3 */
095     { PRI0, 8, 0x18, 18 }, /* PCI4 */
096     { PRI0, 0, 0x18, 19 }, /* PCI5 */
097     { PRI0, 24, 0x1C, 20 }, /* SIOF */
098     { PRI0, 16, 0x1C, 21 }, /* HSPI */
099     { PRI0, 8, 0x1C, 22 }, /* MMCIF */
100     { PRI0, 24, 0x20, 23 }, /* FLCTL */
101     { PRI0, 16, 0x20, 24 }, /* GPIO */
102     { PRI0, 8, 0x20, 25 }, /* SSI0 */
103     { PRI0, 0, 0x20, 26 }, /* SSI1 */
104     { PRI14, 24, 0x24, 27 }, /* DU */
105     { PRI0, 16, 0x24, 28 }, /* GDTA */
106 };
107
108 #define INTC2_OFFSET0xFFD40000
109 /*"FUNC COMMENT"*****
110 * ID :
111 * Outline : Sample program main() function

```

```

112 *           : (DU Display)
113 * Include   :
114 * Declaration : static void irq_enable( int module )
115 * Description : Enables the INT2 internal peripheral module
116 *           : interrupts and sets their priorities.
117 *           :
118 *           :
119 *           :
120 *           :
121 * Limitation :
122 *           :
123 * Argument   : none
124 * Return Value : none
125 * Calling Functions :
126 * "FUNC COMMENT END" "*****"/
127 static void irq_enable( int module )
128 {
129     unsigned long tmp;
130     unsigned long address;
131     /* Set the priorities. */
132     address = INTC2_OFFSET + intc_table[module].pri_add;
133     tmp = *(unsigned long *)address;
134     tmp |= (intc_table[module].pri << intc_table[module].pri_pos);
135     *(unsigned long *)address = tmp;
136
137     /* Clear the interrupt masks. */
138     INTC.INT2MSKCLR.LONG = (1 << intc_table[module].st_pos);
139 }
140
141 /* "FUNC COMMENT" "*****"
142 * ID           :
143 * Outline      : Sample program main() function
144 *           : (DU Display)
145 * Include     :
146 * Declaration  : static void irq_disable( int module )
147 * Description  : Disable the INT2 internal peripheral module
148 *           : interrupts.
149 *           :
150 *           :
151 *           :
152 *           :
153 * Limitation  :
154 *           :
155 * Argument     : none
156 * Return Value : none
157 * Calling Functions :
158 * "FUNC COMMENT END" "*****"/
159 static void irq_disable( int module )
160 {
161     unsigned long address;
162
163     /* Set the interrupt masks. */
164     INTC.INT2MSKR.LONG = (1 << intc_table[module].st_pos);
165 }
166
167 #endif /* _INTC_H_ */

```

Sample program listing: lowlevelinit.inc

Differs from the SH7785 Initialization Example (R01AN0242EJ0101) SH7785 Group Application Note in that minor changes have been made.

- The DBSC2 setting values have been changed to conform to the conditions listed in section 1.3.

```
... Code omitted ...
034 DBSC2_DBCONF_D:          .equ  H'009A0002
035 DBSC2_DBTR0_D:          .equ  H'050D1604
036 DBSC2_DBTR1_D:          .equ  H'00040204
037 DBSC2_DBTR2_D:          .equ  H'02120708
038 DBSC2_DBFREQ_D1:        .equ  H'00000000
039 DBSC2_DBFREQ_D2:        .equ  H'00000100
040 DBSC2_DBDICODTOCD_D:    .equ  H'00000E07
041
042 DBSC2_DBMRCNT_D_EMRS2:   .equ  H'00020000
043 DBSC2_DBMRCNT_D_EMRS3:   .equ  H'00030000
044 DBSC2_DBMRCNT_D_EMRS1_1: .equ  H'00010004
045 DBSC2_DBMRCNT_D_EMRS1_2: .equ  H'00010384
046 DBSC2_DBMRCNT_D_MRS_1:   .equ  H'00000952
047 DBSC2_DBMRCNT_D_MRS_2:   .equ  H'00000852
... Code omitted ...
```

5. Results of Program Execution

The following occur when this program is run.

- Four planes are displayed.
- The display positions of planes 1 to 3 are changed.
- The plane 4 image is increased or decreased.
- The on/off state of display for each plane is controlled iteratively from the console.

6. Reference Documents

- Software Manual
SH4-A Software Manual (REJ09B0003)
(The latest version can be downloaded from the Renesas Electronics Web site.)
- Hardware Manual
SH7785 Group Hardware Manual (REJ09B0261)
(The latest version can be downloaded from the Renesas Electronics Web site.)

Website and Support

Renesas Electronics Website

<http://www.renesas.com/>

Inquiries

<http://www.renesas.com/inquiry>

All trademarks and registered trademarks are the property of their respective owners.

Revision Record

Rev.	Date	Description	
		Page	Summary
1.01	Mar.17.11	—	First edition issued

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
High Quality: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
Specific: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhichunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 HarbourFront Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.

11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141