

## RX62T Group, RX24T Group, RX24U Group

Migrating from the RX62T Group	
to the RX24T Group or RX24U Group	

## Summary

This application note describes guidelines for migrating microcontroller code from the RX62T Group to the RX24T Group or RX24U Group.

Information is included for comparing specifications and confirming points of difference between microcontrollers in the RX62T Group and in the RX24T Group or RX24U Group with the package pin count indicated below.

100-pin package

The RX24T Group is available in two versions: A and B. The differences between these versions are summarized below. (Version B is available in a 100-pin package only.)

Function			Version B	Version A
Memory	ROM		256 KB/384 KB/512 KB	128 KB/256 KB
	RAM		32 KB	16 KB
Multi-function pin controller		MTU inverted I/O	Yes	No
Timer	Port ou	utput enable 3	High-impedance control	High-impedance control
	<ul> <li>Ver</li> </ul>	sion B: POE3A	for MTU3 and GPT	for MTU3 output pin
	<ul> <li>Ver</li> </ul>	sion A: POE3b	output pins	
		I/O port switching control	Yes	No
		Independent setting of	Yes	No
		comparator sources		
	GPT		16-bit × 4 channels	No
Communication	RSCA	N	1 channel	No
Comparator		External reference voltage	No	CVREFC0 or CVREFC1
				pin
		Internal reference voltage	DA0 or DA1 output	Comparator C dedicated
			selectable	D/A converter
8-bit D/A			2 channels	1 channel
		External output	Yes	No (dedicated
				comparator C reference
				voltage generator)

The description of this application note applies mainly to version B.

This application note provides guidelines for smooth migration from the RX62T Group to the RX24T Group or RX24U Group. It does not cover all the details of the differences in the specifications of the above products.

Refer to the User's Manual: Hardware of each of the above products when migrating program code.

## **Target Devices**

RX62T Group, RX24T Group, and RX24U Group

When not otherwise indicated, descriptions refer to the 100-pin package version of the RX62T Group, RX24T Group, and RX24U Group.



## Contents

1. Overview for Migration Design	
2. Notes on the Pin Design	5
2.1 Main Clock Oscillator	5
2.2 PLL Circuit Power Supply Pin	5
2.3 VCL Pin (External Capacity)	5
2.4 Mode Setting Pins	5
2.5 General I/O Ports	5
2.6 Comparator	6
2.7 Inputting an External Clock	6
3. Notes on the Function Settings	7
3.1 Memory Wait Cycle	7
3.2 Option-Setting Memory	7
3.3 Clock Generation Circuit	7
3.4 Low Power Consumption	7
3.5 Method of Specifying Pin Functions	7
3.6 Comparator	7
3.7 Supplemental Information on RAM Self-Diagnostics	
3.8 Flash Memory	8
4. Points of Difference	9
4.1 Points of Difference between Specifications in Outline	9
4.2 Points of Difference between Pin Functions	
4.2 Points of Difference between Pin Functions	25
4.2.1 100-Pin Package	25
4.2.1 100-Pin Package 4.2.2 80-Pin Package	25 30
<ul> <li>4.2.1 100-Pin Package</li> <li>4.2.2 80-Pin Package</li> <li>4.2.3 80-Pin Package (R5F562TxGDFF)</li> </ul>	25 30 33
<ul> <li>4.2.1 100-Pin Package</li> <li>4.2.2 80-Pin Package</li> <li>4.2.3 80-Pin Package (R5F562TxGDFF)</li> <li>4.2.4 64-Pin Package</li> </ul>	25 30 33 36
<ul> <li>4.2.1 100-Pin Package</li> <li>4.2.2 80-Pin Package</li> <li>4.2.3 80-Pin Package (R5F562TxGDFF)</li> <li>4.2.4 64-Pin Package</li> <li>4.3 Points of Difference between Modules and Functions</li> </ul>	25 30 33 36 39
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41 43
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41 43 43
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 36 36 39 41 41 43 43 45
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41 41 43 43 45 47
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41 43 43 43 45 47 50
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 36 36 41 41 41 43 43 43 45 47 50 53
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 39 41 41 43 43 43 45 47 50 53 53
<ul> <li>4.2.1 100-Pin Package</li></ul>	25 30 33 36 36 39 41 41 43 43 43 45 50 53 53 69 70



4.4.11	I/O Ports	71
4.4.12	Multi-Function Timer Pulse Unit 3	74
4.4.13	Port Output Enable 3	
4.4.14	General PWM Timer	
4.4.15	Independent Watchdog Timer	101
4.4.16	Serial Communications Interface	104
4.4.17	I <sup>2</sup> C Bus Interface	108
4.4.18	CAN Module	108
4.4.19	Serial Peripheral Interface	116
4.4.20	12-Bit A/D Converter	117
4.4.21	RAM	123
4.4.22	Flash Memory	124
5. Refe	erence Documents	128



## 1. Overview for Migration Design

Compared to the RX62T Group, the RX24T Group and RX24U Group incorporate improvements that increase processing power and reduce power consumption.

There are some points to keep in mind about hardware and software when migrating from the RX62T Group to the RX24T Group or RX24U Group.

Section 2, Notes on the Pin Design describes notes on hardware. Section 3, Notes on the Function Settings describes notes on software.



## 2. Notes on the Pin Design

The range of frequencies to which the XTAL and EXTAL pins can be connected differs on the RX24T Group and RX24U Group. Notes on 100-pin package versions are presented below. For notes on 80-pin and 64-pin packages, refer to the tables listing the differences in pin functions and the differences in power supply, clock, and system control pins for the respective package pin counts in 4.2, Points of Difference between Pin Functions.

## 2.1 Main Clock Oscillator

On the RX24T Group and RX24U Group an oscillator (ceramic resonator or crystal oscillator) with an oscillation frequency of 1 MHz to 20 MHz may be connected to the EXTAL or XTAL pin. (This covers the entire allowable oscillation frequency range of the RX62T Group, which is 8 MHz to 12.5 MHz.)

In the crystal oscillator connection examples for the RX62T Group and for the RX24T Group and RX24U Group, the capacitor and damping resistor reference values differ. For detailed information on connecting a crystal oscillator, refer to the User's Manual: Hardware of the RX24T Group and of the RX24U Group, which are listed in 5, Reference Documents.

## 2.2 PLL Circuit Power Supply Pin

The RX62T Group has a dedicated power supply pin for the PLL circuit, but on the RX24T Group and RX24U Group no such pin is provided.

## 2.3 VCL Pin (External Capacity)

On the RX24T Group and RX24U Group, connect a  $4.7\mu$ F smoothing capacitor to the VCL pin for internal power supply stabilization.

## 2.4 Mode Setting Pins

The pins for setting the mode after release from the reset state are MD0 and MD1 on the RX62T Group but MD only on the RX24T Group and RX24U Group. In addition, the endian setting is specified on the RX62T Group by using the MDE pin but on the RX24T Group and RX24U Group by using the MDE.MDE[2:0] bits in the option-setting memory.

#### 2.5 General I/O Ports

Note that on the RX62T Group port 4 is an AVCC0-dependent input port and ports 5 and 6 are AVCC-dependent input ports, but on the RX24T Group and RX24U Group P40 to P43 are AVCC0-dependent I/O ports, P44 to P47 are AVCC1-dependent I/O ports, and ports 5 and 6 are AVCC2-dependent I/O ports. If these pins will not be used, either set them to input and connect each to the pin corresponding to the target port (AVCC0, AVCC1, or AVCC2) via a resistor (pull-up), or connect each to the pin corresponding to the target port (AVSS0, AVSS1, or AVSS2) via a resistor (pull-down).

In addition, although on the RX62T Group it was possible to leave pins open when the corresponding bit in PORTn.ICR was set to its initial value, on the RX24T Group and RX24U Group pins should be released after being set to output (PORTn.PDR bit = 1). When a pin is left open when set to output its setting reverts to input immediately after release from the reset state, causing an undefined pin voltage level while it is set to input and possibly resulting in an increase in the power supply current.

Note that RX24U Group microcontrollers have no ports P50 and P51. Any software that uses these ports must be modified to use other general I/O ports.



## 2.6 Comparator

The RX62T Group integrates comparator functionality into the 12-bit A/D converter, but the 12-bit A/D converter of the RX24T Group and RX24U Group does not include comparator functionality. Comparator C can be used instead. To accomplish this, use CMPCnm (n = channel number, m = 0 to 3) for analog input.

In addition, on the RX62T Group it is possible to select between using pin input (low side: AN003/CVREFL, high side: AN103/CVREFH) and using an internal voltage source ( $1/8 \times AVCC0$  to  $7/8 \times AVCC0$ ) for reference voltages. On the RX24T Group and RX24U Group, in contrast, the reference voltage source is selectable between the output of on-chip D/A converter 0 and the output of on-chip D/A converter 1. Note that on version A of the RX24T Group either the input on the CVREFC0 or CVREFC1 pin or the output of on-chip D/A converter 0 may be selected as the reference voltage source.

## 2.7 Inputting an External Clock

On the RX62T Group it is permissible to input on the XTAL pin a signal that is the antiphase of the external clock signal input on the EXTAL pin. On the RX24T Group and RX24U Group, however, this is not allowed. Keep this in mind when designing your system.

When inputting an external clock to the RX24T Group or RX24U Group, it is necessary to set the main clock oscillator switch bit (MOSEL) in the main clock oscillator forced oscillation control register (MOFCR) to 1.



## 3. Notes on the Function Settings

Points related to function settings that differ between the RX62T Group and the RX24T Group and RX24U Group, which should be kept in mind when writing software, are touched on below.

For details on points of difference in modules and functions, see 4.3, Points of Difference between Modules and Functions.

When making use of this application note, make sure to perform thorough evaluation on the target system.

## 3.1 Memory Wait Cycle

RX24T Group and RX24U Group microcontrollers have a memory wait cycle setting register (MEMWAIT), but RX62T Group microcontrollers do not. To select a high-speed ICLK clock frequency of 32 MHz or higher on the RX24T Group or RX24U Group, set the MEMWAIT bits to 01b (wait states (ICLK  $\leq$  64 MHz)) or 10b (wait states (ICLK  $\leq$  80 MHz)). For details, refer to the User's Manual: Hardware of the RX24T Group and of the RX24U Group, which are listed in 5, Reference Documents.

## 3.2 Option-Setting Memory

On RX24T Group and RX24U Group microcontrollers the endian, independent watchdog timer, and other settings are specified in the option-setting memory. The option-setting memory is in the ROM, so it cannot be overwritten by executing instructions. It is therefore necessary to write appropriate settings when creating programs. For details, refer to the User's Manual: Hardware of the RX24T Group and of the RX24U Group, which are listed in 5, Reference Documents.

#### 3.3 Clock Generation Circuit

The RX24T Group and RX24U Group add peripheral module clock A (PCLKA), which is supplied to the MTU and GPT (and to the SCI11 on the RX24U Group only); peripheral module clock D (PCLKD), which is supplied to the 12bit A/D converter; the FlashIF clock (FCLK), which is supplied to the Flash interface; and the CAN clock (CANMCLK), which is supplied to the RSCAN. Also, there are changes to the frequency operating ranges.

For details on the points of difference, see 4.4.5, Clock Generation Circuit. For details, refer to the User's Manual: Hardware of the RX24T Group and of the RX24U Group, which are listed in 5, Reference Documents.

#### 3.4 Low Power Consumption

Change deep software standby mode in the RX62T Group to software standby mode in the RX24T Group and RX24U Group. Current consumption of software standby mode is equal to that of deep software standby mode.

Change all-module clock stop mode in the RX62T Group to deep sleep mode in the RX24T Group and RX24U Group. Current consumption of deep sleep mode is equal to that of all-module clock stop mode.

## 3.5 Method of Specifying Pin Functions

The RX24T Group and RX24U Group are provided with a multi-function pin controller (MPC), so the method of specifying pin functions differs from that of the RX62T Group.

For details, refer to the User's Manual: Hardware of the RX24T Group and of the RX24U Group, which are listed in 5, Reference Documents.

#### 3.6 Comparator

The RX62T Group integrates comparator functionality into the 12-bit A/D converter, but the 12-bit A/D converter of the RX24T Group and RX24U Group does not include comparator functionality. Comparator C can be used instead.



## 3.7 Supplemental Information on RAM Self-Diagnostics

The RX24T Group and RX24U Group provide a buffer to enable fast access between the RAM and CPU. When a write to RAM is followed by a read access to the same address, the data may be read not from the RAM but from the buffer in some cases. Such read and write operations present no problems in a buffered configuration, but programs that expect to actually read from the RAM the previously written data (for example, software that performs self-diagnostics on on-chip RAM) may not operate as expected (because the data is read from the buffer instead).

To ensure that data is actually read from the RAM, do the following.

When reading data from an address in RAM aligned with a 4-byte boundary<sup>\*1</sup> after a write to RAM completes, first perform a write to another address that is different from that address aligned with a 4-byte boundary that you wish to read, then start the read from the desired address in RAM.

Note 1. An address aligned with a 4-byte boundary refers to an address whose lowest two bits have a value of 00b to 11b.

## 3.8 Flash Memory

The programming and erase time and unit for the flash memory in the RX62T Group differ from those for the flash memory in the RX24T Group or RX24U Group. Therefore, software that performs self-programming in single-chip mode will require changes.

In order to use FCU commands on the RX62T Group it is necessary to store the contents of the FCU firmware in the FCU RAM. This processing is not needed on the RX24T Group and RX24U Group.

On the RX62T Group the flash memory is programmed, erased, etc., by issuing FCU commands to the FCU. On the RX24T Group and RX24U Group, in contrast, programming and erasing of the flash memory is accomplished by first transitioning to the dedicated sequencer mode for programming and erasing the ROM and then issuing software commands.

Table 3.1 compares the specifications of FCU commands and software commands.

Item	FCU Command (RX62T)	Software Command (RX24T and RX24U)
Command issue area	Program/erase address (00FC 0000h to 00FF FFFFh)	Program/erase address (FC18 0000h to FC1F FFFFh)
Usable commands	<ul> <li>Transition to program/erase normal mode</li> <li>Transition to status read mode</li> <li>Transition to lock bit read mode</li> <li>Peripheral clock notify</li> <li>Program</li> <li>Block erase</li> <li>Program/erase suspend</li> <li>Program/erase resume</li> <li>Status register clear</li> <li>Lock bit read 2</li> <li>Program lock bit</li> <li>Blank check</li> </ul>	<ul> <li>Program</li> <li>Block erase</li> <li>All-block erase</li> <li>Blank check</li> <li>Program startup area information</li> <li>Program access window information</li> </ul>

Table 3.1	Comparison of F	CU Command and	d Software Comma	nd Specifications
-----------	-----------------	----------------	------------------	-------------------



## 4. Points of Difference

## 4.1 Points of Difference between Specifications in Outline

Table 4.1 lists points of difference between the specifications of the RX62T Group and of the RX24T Group and RX24U Group in outline. The specifications of 100-pin package (version B in the case of the RX24T) products are listed. The number of channels of each peripheral module varies with the pin count of the package.

Specifications that apply only to one group or the other are indicated in blue. Specifications that are different between groups are indicated in red. Specifications that apply to both groups are indicated in black.

ltem		RX62T	RX24T RX24U	
CPU	Central processing unit	<ul> <li>Maximum operating frequency: 100 MHz</li> <li>32-bit RX CPU (RXv1)</li> <li>Min. instruction execution time: 1 clock cycle per instruction</li> <li>Address space: 4 GB, linear addressing</li> <li>Register 16 general-purpose registers (32 bits)</li> <li>9 control registers (32 bits)</li> <li>1 accumulator (64 bits)</li> <li>Basic instructions: 73</li> <li>8 floating-point instructions</li> <li>9 DSP instructions</li> <li>10 addressing modes</li> <li>Data arrangement Instructions: Little endian Data: Selectable as little endian or big endian</li> <li>32-bit multiplier: 32-bit × 32-bit → 64 bits</li> <li>Divider: 32-bit ÷ 32-bit → 32 bits</li> <li>Barrel shifter: 32 bits</li> </ul>	<ul> <li>Maximum operating frequency 80 MHz</li> <li>32-bit RX CPU (RXv2)</li> <li>Min. instruction execution time 1 clock cycle per instruction</li> <li>Address space: 4 GB, linear addressing</li> <li>Register 16 general-purpose registers (32 bits) 10 control registers (32 bits) 2 accumulators (72 bits)</li> <li>Basic instructions: 75, variable instruction length</li> <li>11 floating-point instructions</li> <li>23 DSP instructions</li> <li>11 addressing modes</li> <li>Data arrangement Instructions: Little endian Data: Selectable as little endia or big endian</li> <li>32-bit multiplier: 32-bit × 32-bit → 32 bits</li> <li>Barrel shifter: 32 bits</li> <li>ROM cache: 2 KB (disabled b default)</li> </ul>	e: e an it
	FPU	<ul> <li>Single precision (32-bit) floating point</li> <li>Data types and floating-point exceptions in conformance with the IEEE754 standard</li> </ul>	<ul> <li>Single precision (32-bit) floatin point</li> <li>Data types and floating-point exceptions in conformance wi the IEEE754 standard</li> </ul>	-

Table 4.1 Points of Difference between Specifications in Outlin	le
---	----



ltem		RX62T	RX24T RX24U
Memory	ROM	<ul> <li>ROM Capacity: 64, 128, 256 KB</li> </ul>	<ul> <li>ROM Capacity: (RX24T) 128, 256, 384, 512 KB (RX24U) 256, 384, 512 KB</li> </ul>
		No-wait memory access	<ul> <li>32 MHz or less: no-wait memory access</li> <li>32 to 80 MHz: Wait states</li> </ul>
		<ul> <li>2 on-board programming modes</li> <li>Boot mode (SCI interface)</li> </ul>	<ul> <li>3 on-board programming modes</li> <li>Boot mode (SCI interface)</li> <li>Boot mode (FINE interface)</li> </ul>
		User program mode	Self-programming (single-chip mode)
		<ul> <li>Off-board programming Ability to program user MAT using a PROM writer</li> </ul>	<ul> <li>Off-board programming Programming using a compatible flash programmer supported</li> </ul>
	RAM	Capacity:     8, 16 KB	<ul> <li>Capacity: (RX24T) 16, 32 KB (RX24U) 32 KB</li> </ul>
		<ul> <li>No-wait memory access</li> </ul>	<ul> <li>No-wait memory access</li> </ul>
	Data flash (RX62T) E2 DataFlash	<ul> <li>Data ROM capacity: 32, 8 KB</li> <li>30,000 erase cycles</li> </ul>	<ul> <li>Data ROM capacity: 8 KB</li> <li>Program/erase cycles: 1,000,000</li> </ul>
	(RX24T and RX24U)	<ul> <li>Background operation (BGO) supported</li> </ul>	<ul> <li>Background operation (BGO) supported</li> </ul>
MCU oper	ating mode	Single-chip mode	Single-chip mode



<ul> <li>Main clock oscillator</li> <li>Comprises PLL frequency synthesizer and frequency divider circuits, allowing selection of operating frequencies</li> </ul>	<ul> <li>Main clock oscillator</li> <li>Low-speed on-chip oscillators</li> <li>High-speed on-chip oscillators</li> <li>PLL frequency synthesizer</li> </ul>
<ul> <li>Low-speed on-chip oscillator dedicated to IWDT</li> <li>Oscillation stop detection: Yes</li> </ul>	<ul> <li>IWDT-dedicated on-chip oscillator</li> <li>Oscillation stop detection: Yes</li> <li>Clock frequency accuracy measurement circuit (CAC): Yes</li> </ul>
<ul> <li>Ability to independently set system clock (ICLK) and peripheral module (PCLK)</li> </ul>	<ul> <li>Ability to independently set system clock (ICLK), peripheral module (PCLK), and FlashIF clock (FCLK)</li> </ul>
<ul> <li>The CPU and system sections such as other bus masters, MTU3, and GPT run in synchronization with the ICLK: 8 to 100 MHz</li> </ul>	• The CPU and system sections such as other bus masters run in synchronization with the ICLK: Max. 80 MHz
<ul> <li>PCLK synchronization of peripheral module: 8 to 50 MHz</li> </ul>	<ul> <li>PCLKA synchronization of MTU3 and GPT: Max. 80 MHz</li> <li>PCLKB synchronization of peripheral modules other than MTU3 and GPT: Max. 40 MHz</li> <li>PCLKD synchronization of ADCLK of S12AD: Max. 40 MHz</li> </ul>
—	The flash memory peripheral circuit runs in synchronization with the FCLK: Max. 32 MHz
RES# pin reset Power-on reset Voltage monitoring reset Watchdog timer reset Independent watchdog timer reset	RES# pin reset Power-on reset Voltage monitoring reset — Independent watchdog timer reset Software reset
	<ul> <li>Comprises PLL frequency synthesizer and frequency divider circuits, allowing selection of operating frequencies</li> <li>Low-speed on-chip oscillator dedicated to IWDT</li> <li>Oscillation stop detection: Yes</li> <li>Ability to independently set system clock (ICLK) and peripheral module (PCLK)</li> <li>The CPU and system sections such as other bus masters, MTU3, and GPT run in synchronization with the ICLK: 8 to 100 MHz</li> <li>PCLK synchronization of peripheral module: 8 to 50 MHz</li> <li>RES# pin reset Power-on reset Voltage monitoring reset Watchdog timer reset</li> </ul>



Item	RX62T	RX24T	RX24U
Voltage detection	LVD • Generation of internal reset or internal interrupt when VCC drops below voltage detection level (Vdet)	internal in drops be level (Vd Voltage of select vo detection Voltage of select vo detection Voltage of select vo	on of internal reset or hterrupt when VCC low voltage detection et) detection 0: Ability to ltage from among 3 voltage levels detection 1: Ability to ltage from among 9 voltage levels detection 2: Ability to ltage from among 4 voltage levels
Low power consumption functions	<ul> <li>Module stop function</li> <li>4 low-power states: Sleep mode</li> <li>All-module clock stop mode</li> <li>Software standby mode</li> <li>Deep software standby mode</li> </ul>	<ul> <li>3 low-pov</li> <li>Sleep mo</li> </ul>	standby mode
Function for lower operating power consumption	Not available	High-spe	ower control modes ed operating mode peed operating mode



Item	RX62T	RX24T	RX24U
Interrupt controller	<ul> <li>Peripheral function interrupts: 101 sources</li> <li>External interrupts: 9 source (NMI, IRQ0 to IRQ7 pins)</li> </ul>	<ul> <li>Interrupt vectors: 163</li> <li>External interrupts: 9 source (NMI, IRQ0 to IRQ7 pins)</li> </ul>	<ul> <li>Interrupt vectors: 175</li> <li>External interrupts: 9 source (NMI, IRQ0 to IRQ7 pins)</li> </ul>
	<ul> <li>Non-maskable interrupts: 3 source (NMI pin, oscillation stop detection interrupt, and voltage monitoring interrupt)</li> </ul>	<ul> <li>Non- maskable interrupts: 5 source (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, IWDT interrupt)</li> </ul>	<ul> <li>Non- maskable interrupts: 5 source (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, IWDT interrupt)</li> </ul>
	<ul> <li>16 levels specifiable for the order of priority</li> </ul>	<ul> <li>16 levels specifiable for the order of priority</li> </ul>	<ul> <li>16 levels specifiable for the order of priority</li> </ul>
Data transfer controller	<ul> <li>DTC</li> <li>Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>Activation sources: Software trigger, external interrupt, peripheral function interrupt</li> <li>Chain transfer function</li> </ul>		al interrupt, ction interrupt



ltem		RX62T	RX24T	RX24U
General I/O p	ports	112-pin/100-pin/80-pin (R5F562TxGDFF)/80-pin (other than R5F562TxGDFF)/64-pin	100-pin/ 80-pin/64-pin	144-pin/100-pin
		<ul> <li>I/O: 61/55/44/44/37</li> <li>Input: 21/21/13/13/9</li> </ul>	<ul> <li>I/O: 80/60/48</li> <li>Input: 1/1/1</li> <li>Pull-up resistors: 80/64/48</li> </ul>	<ul> <li>I/O: 110/79</li> <li>Input: 1/1</li> <li>Pull-up resistors: 110/79</li> </ul>
		• Open-drain outputs: 2/2/2/2/ (I <sup>2</sup> C bus interface pins)	<ul> <li>Open-drain outputs: <u>60/45/37</u></li> </ul>	<ul> <li>Open-drain outputs: 90/61</li> </ul>
		<ul> <li>Large-current output: 12/12/12/6/6(0) (MTU3 pins, GPT pins) (No large-current output pins on 5 V version of 64-pin products)</li> </ul>	Large- current output: 15/14/14	Large- current output: 15/15
			<ul> <li>5-V tolerant: 2/2/2</li> </ul>	• 5-V tolerant: 2/2
		Pin states are always readable.	<ul> <li>Pin states are always readable.</li> </ul>	<ul> <li>Pin states are always readable.</li> </ul>
Multi-function	i pin controller	Not available	Capable of select input/output funct pins	-
Timers	Multi-function timer pulse unit 3	<ul> <li>MTU3</li> <li>16 bits × 8 channels</li> <li>Support for max. 24 pulse I/O and 3 pulse input lines</li> <li>Ability to select among six to eight count clocks (ICLK/1, ICLK/4, ICLK/16, ICLK/64, ICLK/256, ICLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) for each channel (4 count clocks for channel 5)</li> </ul>	<ul> <li>and 3 pulse in</li> <li>Ability to select clocks (PCLKA PCLKA/4, PC PCLKA/16, PC PCLKA/256, F MTCLKA, MT MTCLKD, and each channel for channels 1 12 count clock</li> </ul>	ax. <mark>28</mark> pulse I/O put lines ct among 14 count A/1, PCLKA/2, LKA/8, CLK/32, PCLK/64,
		<ul> <li>35 general registers (Of these, 24 function as output compare and input capture registers.)</li> <li>Counter clear operation (support for simultaneous clearing at compare match or input capture)</li> <li>Writing synchronized with multiple timer counters (TCNT)</li> <li>Counter-synchronous I/O with each register</li> <li>Buffer operation</li> </ul>	<ul> <li>28 function as and input capi</li> <li>Counter clear (support for si clearing at con input capture)</li> <li>Writing synchimultiple timer</li> </ul>	multaneous mpare match or ronized with counters (TCNT) nronous I/O with



ltem		RX62T	RX24T	RX24U
Timers	Multi-function timer pulse unit 3	<ul> <li>PX621</li> <li>Operation with cascade connection</li> <li>38 interrupt sources</li> <li>Automatic transfer of register data</li> <li>Pulse output modes Toggle, PWM, complementary PWM, and reset-synchronous PWM</li> <li>Complementary PWM mode Non-overlapping waveform output for 3-phase inverter control Automatic dead time setting Ability to set PWM duty ratio to 0 to 100% Delayed A/D conversion request function Peak/trough interrupt skipping function Double buffer function</li> <li>Reset-synchronous PWM mode 3-phase output of forward- and reverse-phase PWM waveforms with user-defined duty ratio</li> <li>Phase counting mode</li> <li>Dead time compensation counter function</li> <li>A/D conversion start skipping function</li> </ul>	<ul> <li>Operation connection connection</li> <li>45 internation</li> <li>Automation</li> <li>Pulse outroggle, I PWM, and PWM</li> <li>Complement Non-over output for control Automation</li> <li>Automation</li> <li>Auto</li></ul>	on with cascade on upt sources ic transfer of register htput modes PWM, complementary nd reset-synchronous mentary PWM mode rlapping waveform or 3-phase inverter ic dead time setting set PWM duty ratio to % A/D conversion function ugh interrupt skipping ouffer function /nchronous PWM mode output of forward- and phase PWM ms with user-defined o ounting mode ne compensation



ltem		RX62T	RX24T	RX24U
Timers	Port output enable 3	<ul> <li>POE3</li> <li>High-impedance control for MTU3 and GPT waveform output pins</li> <li>Activation by 5 input pins:</li> </ul>	<ul> <li>POE3A</li> <li>MTU3 and GPT output pin high- impedance/gene switching control Activation by 6 it</li> </ul>	eral I/O port I
		POE0, POE4, POE8, POE10, and POE11 Activation by short-circuited output detection (detection of state in which large-current outputs are active level	POE0#, POE4# POE10#, POE1 POE12# Activation by sh output detection	, POE8#, 1#, and ort-circuited (detection of WM outputs are
		simultaneously) Activation by oscillation stop detection, 12-bit A/D analog input comparator detection, or software	Activation by os detection, comp (CMPC) detection	arator C
		Ability to select which output pins are put in high-impedance state when POE input and comparator detection occur	Ability to select pins are put in h state when POE comparator dete	igh-impedance input and
	General PWM timer	GPT • 16 bits × 4 channels —	<ul> <li>GPTB</li> <li>16 bits × 4 chan</li> <li>Support for case on 2 channels a</li> </ul>	cade connection
		• Ability to select up-count or down-count (sawtooth wave) or up-down-count (triangular wave) operation on each counter	<ul> <li>Ability to select down-count (say up-down-count) wave) operation counter</li> </ul>	wtooth wave) or (triangular
		<ul> <li>Ability to select among 4 count clock sources for each channel</li> <li>2 I/O pins per channel</li> <li>2 output compare/input capture registers per channel</li> </ul>	<ul> <li>Ability to select clock sources for</li> <li>2 I/O pins per cl</li> <li>2 output compa registers per ch</li> </ul>	nannel re/input capture
		<ul> <li>For each channel, 4 registers that function as buffer register for the 2 output compare/input capture registers and that can be used as compare registers when buffering is not used</li> <li>Generation of asymmetrical</li> </ul>	<ul> <li>For each chann that function as for the 2 output capture register be used as com when buffering i</li> <li>Generation of a</li> </ul>	el, 4 registers buffer register compare/input s and that can pare registers s not used symmetrical
		left/right PWM waveforms allowing peak and trough buffering during output compare operation	left/right PWM v allowing peak a buffering during operation	



ltem		RX62T	RX24T RX24U
Timers	General PWM timer	<ul> <li>Frame cycle registers for each channel (ability to generate interrupts at overflow/ underflow)</li> <li>Support for synchronous operation of each counter</li> <li>Synchronous operation mode (synchronous or precisely at user-defined timing (phase shifting support)</li> <li>Ability to generate dead time during PWM operation</li> <li>Ability to combine 3 counters to generate 3-phase PWM waveforms with dead time automatically</li> <li>Support for count start, clear, or stop by external or internal trigger</li> <li>Ability to use comparator detection, software, or compare match as internal trigger source</li> </ul>	<ul> <li>generate 3-phase PWM waveforms with dead time</li> <li>Support for count start, clear, constant stop by external or internal trigger</li> <li>Ability to use comparator detection, MTU3 count start,</li> </ul>
		<ul> <li>Ability to generate A/D converter start trigger</li> <li>Ability to count edges of the frequency-divided IWDT dedicated low-speed on-chip oscillator clock using a count clock produced by frequency dividing the system clock (ICLK) (oscillation error detection)</li> </ul>	<ul> <li>Ability to generate A/D converter start trigger</li> </ul>
	Compare match timer	<ul> <li>(16 bits × 2 channels) × 2 units</li> <li>Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>	<ul> <li>(16 bits × 2 channels) × 2 units</li> <li>Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>
	Watchdog timer	<ul> <li>18 bits × 1 channel</li> <li>Select from among eight count clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/512, PCLK/2048, PCLK/8192, PCLK/32768, PCLK/131072)</li> <li>Ability to switch between watchdog timer mode and interval timer mode</li> </ul>	Not available

ltem		RX62T	RX24T RX24U
Timers	Independent watchdog timer	<ul> <li>IWDT</li> <li>14 bits × 1 channel</li> <li>Count clock: IWDT-dedicated low-speed on-chip oscillator</li> </ul>	<ul> <li>IWDTa</li> <li>14 bits × 1 channel</li> <li>Count clock: IWDT-dedicated on-chip oscillator</li> </ul>
	8-bit timer	Not available	<ul> <li>(8 bits × 2 channels) × 4 units</li> <li>Seven internal clocks (PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, PCLK/8192) and an external clock can be selected</li> <li>Pulse output and PWM output with any duty cycle are available</li> <li>Two channels can be cascaded and used as a 16-bit timer</li> <li>Ability to generate A/D converter start trigger</li> <li>Ability to generate baud rate clock for SCI5 and SCI6</li> </ul>
Communication function	Serial communications interfaces	<ul> <li>SCIb</li> <li>3 channels</li> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multi-processor communication function</li> <li>Ability to select any bit rate using on-chip baud rate generator</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Noise canceling function (enabled only during asynchronous operation)</li> </ul>	<ul> <li>SClg</li> <li>3 channels (RX24T) 4 channels (RX24U)</li> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multi-processor communication function</li> <li>Ability to select any bit rate using on-chip baud rate generator</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Noise canceling function (enabled only during asynchronous operation) Average transfer rate clock can be input from TMR timers for SCI5 and SCI6 Simple I<sup>2</sup>C Simple SPI Support for 9-bit transfer mode Support for bit rate modulation</li> </ul>



ltem		RX62T	RX24T RX24U
Communication function	I <sup>2</sup> C bus interface CAN module	<ul> <li>RIIC</li> <li>1 channel</li> <li>Communications formats: I<sup>2</sup>C bus format/SMBus format</li> <li>Master mode or slave mode selectable</li> <li>Fast mode support</li> <li>CAN</li> </ul>	<ul> <li>RIICa</li> <li>1 channel</li> <li>Communications formats: I<sup>2</sup>C bus format/SMBus format</li> <li>Master mode or slave mode selectable</li> <li>Fast mode support</li> <li>RSCAN</li> </ul>
		<ul> <li>1 channel</li> <li>Compliance with the ISO11898- 1 specification (standard frame and extended frame)</li> <li>32 mailboxes</li> </ul>	1 channel
	Serial peripheral interface	<ul> <li>RSPI</li> <li>1 unit</li> <li>RSPI transfer facility</li> <li>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock synchronous operation (three lines)</li> <li>Support for serial communication in master or slave mode</li> <li>Data formats <ul> <li>Ability to switch between MSB-first and LSB-first bit order</li> <li>The number of bits in each transfer can be changed to 8 to 16, 20, 24, or 32 bits.</li> <li>128-bit buffers for transmission and reception</li> <li>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</li> </ul> </li> <li>Buffer configuration</li> <li>Double buffers for both transmission and reception</li> </ul>	<ul> <li>RSPIb</li> <li>1 channel</li> <li>RSPI transfer facility</li> <li>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPI clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock synchronous operation (three lines)</li> <li>Support for serial communication in master or slave mode</li> <li>Data formats Choice of LSB-first or MSB-first transfer</li> <li>The number of bits in each transfer can be changed to 8 to 16, 20, 24, or 32 bits.</li> <li>128-bit buffers for transmission and reception</li> <li>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</li> <li>Buffer configuration</li> <li>Double buffers for both transmission and reception</li> </ul>
	LIN module	<ul> <li>1 channel</li> <li>Compatible with LIN protocol revisions 1.3, 2.0, and 2.1</li> </ul>	Not availble



ltem		RX62T	RX24T	RX24U
A/D converter	12-bit A/D converter	<ul> <li>S12ADA</li> <li>12 bits</li> <li>4 channels × 2 units</li> </ul>	(RX24U):	$\frac{5}{12}$ channels × 2 units, 12 channels × 1 unit $\frac{5}{12}$ channels × 2 units, 10 channels × 1 unit
		<ul> <li>12-bit resolution</li> <li>Conversion time: 1.0 μs per channel (when A/D converter clock ADCLK = 50 MHz and AVCC0 = 4.0 to 5.5 V) 2.0 μs per channel (when A/D converter clock ADCLK = 25 MHz and AVCC0 = 3.0 to 3.6 V)</li> </ul>	<ul> <li>12-bit rest</li> <li>Conversion</li> <li>1.0 μs per (when AD)</li> </ul>	on time:
		<ul> <li>2 operating modes Single mode Scan mode</li> </ul>		
		<ul> <li>Scan mode Single-cycle scan mode Continuous scan mode</li> </ul>	<ul> <li>Scan mod Single sca Continuou 3-group set</li> </ul>	an mode Is scan mode
		2-channel scan mode (ability to divide inputs in each unit into 2 groups and select a separate conversion startup source for each group)	_	
		<ul> <li>Sample-and-hold function Sample and hold circuit common to all units Individual sample and hold circuit in addition to the above (3 channels/1 unit)</li> </ul>	Sample a common t Individual	sample and hold addition to the above
		<ul> <li>Separate A/D conversion registers for each input pin</li> <li>2-stage conversion result registers for 1 analog input only per unit (AN000/AN100)</li> </ul>	<ul> <li>Separate registers f</li> <li>1 register converted double trig registers p converted during ext</li> </ul>	A/D conversion for each input pin per unit for A/D- data duplication in gger mode, and 2 ber unit for A/D- data duplication ended operation in
		<ul> <li>A/D conversion start conditions A software trigger, a trigger from a timer (MTU3, GPT), an external trigger signal</li> </ul>	<ul> <li>Analog in assist fun</li> <li>A/D converse A softward from a time</li> </ul>	gger mode but cutoff detection ction ersion start conditions e trigger, a trigger er (MTU3, GPT, external trigger signal



Item		RX62T	RX24T	RX24U
A/D converter	12-bit A/D converter	<ul> <li>Support for output at 8- or 10- bit accuracy</li> <li>Ability to select 2-bit or 4-bit right-shifting of conversion result output</li> </ul>	_	
		<ul> <li>Self-diagnostic function Ability to generate 3 analog input voltages (VREFL0, VREFH0 × 1/2, and VREFH0) for use by self-diagnostic function</li> </ul>	For each generate voltages ( AVCC2 × AVCC2, ( to VREFF	nostic function unit, ability to 3 analog input (RX24T): 0, AVCC0 to 1/2, AVCC0 to RX24U): 0, VREFH0 $12 \times 1/2$ , VREFH0 to for use by self- c function
		<ul> <li>Input signal amplification function using programmable gain amplifier (3 channels/unit 1)</li> </ul>	function u gain amp 1)	nal amplification using programmable lifier (3 channels/unit
		<ul> <li>Amplification ratio: 2.0×, 2.5×, 3.077×, 3.636×, 4.0×, 4.444×,5.0×, 5.714×, 6.667×, 10.0×, or 13.333× (total 11 steps)</li> </ul>	3.636×, 4 (total 6 st (RX24U): 3.636×, 4	2.0×, 2.5×, 3.077×, .0×, or 4.444× eps) 2.0×, 2.5×, 3.077×, .0×, 4.444×, 5.0×, ×, 10.0×, or 13.333×
		<ul> <li>Window comparator function (3 channels/1 unit)</li> </ul>	_	. ,



ltem		RX62T	RX24T	RX24U
A/D converter	10-bit A/D converter	<ul> <li>10 bits (12 channels × 1 unit)</li> <li>10-bit resolution</li> <li>Conversion time: <ol> <li>0 μs per channel (when A/D converter clock ADCLK = 50 MHz and AVCC0 = 4.0 to 5.5 V)</li> <li>0 μs per channel (when A/D converter clock ADCLK = 25 MHz and AVCC0 = 3.0 to 3.6 V)</li> </ol> </li> <li>2 operating modes Single mode and scan mode Single-cycle scan mode Continuous scan mode</li> <li>Sample and hold function Sample and hold circuit common to all units</li> <li>A/D conversion registers for each input pin</li> <li>3 A/D conversion start methods Software trigger, timer (MTU3 or GPT) trigger, and external trigger</li> <li>Support for 8-bit precision output Ability to select 2-bit right-shifting of conversion result output</li> <li>Self-diagnostic function Ability to generate 3 analog input voltages (AVSS, VREF × 1/2, and VREF) for use by self-diagnostic function</li> </ul>	Not available	
Comparator C		Not available	<ul> <li>input voltage</li> <li>Reference value</li> <li>among 2</li> <li>Analog input</li> </ul>	oltage: Selectable



ltem	RX62T	RX24T RX24U	
8-bit D/A converter	Not available	2 channels2 channels• 8-bit resolution8-bit resolution• Output voltage: 0 V to VREF• Output voltage: to AVCC• Support for external output, support for use as comparator C reference voltage• Suport voltage: to AVCC	0 V 2 for for
Memory protection unit	<ul> <li>Protected areas: Ability to specify up to 8 areas within range from 0000 0000h to FFFF FFFFh</li> <li>Minimum protection unit: 16 bytes</li> <li>Ability to specify read, write, or run access for each area</li> <li>Generation of address exception when access to a non-specified area is detected</li> </ul>	<ul> <li>Protected areas: Ability to specify up to 8 areas within range from 0000 0000h to FFFF FFFFh</li> <li>Minimum protection unit: 16 bytes</li> <li>Ability to specify read, write run access for each area</li> <li>Generation of address exception when access to a non-specified area is detected.</li> </ul>	) , or
Register write protection	Not available	Ability to prohibit write access important registers to protect against program runaway	to
CRC calculator	<ul> <li>CRC code generation for arbitrary amounts of data in 8- bit units</li> <li>Select any of three generating polynomials: X<sup>8</sup> + X<sup>2</sup> + X + 1, X<sup>16</sup> + X<sup>15</sup> + X<sup>2</sup> + 1, or X<sup>16</sup> + X<sup>12</sup> + X<sup>5</sup> + 1</li> <li>Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.</li> </ul>	<ul> <li>CRC code generation for arbitrary amounts of data in bit units</li> <li>Select any of three generat polynomials: X<sup>8</sup> + X<sup>2</sup> + X + 1, X<sup>16</sup> + X<sup>15</sup> + X<sup>2</sup> + 1, or X<sup>16</sup> + X<sup>12</sup> + X<sup>5</sup> + 1</li> <li>Generation of CRC codes f use with LSB-first or MSB-f communications is selectable</li> </ul>	ing or irst
Clock frequency accuracy measurement circuit	Not available	Ability to monitor for errors in output clock frequencies of ma clock oscillator, high-speed on- oscillator, low-speed on-chip oscillator, PLL frequency synthesizer, IWDT dedicated of chip oscillator, and PCLKB	-chip
Data Operation Circuit	Not available	Function for comparing, adding subtracting 16 bits of data	g, or



Item	RX62T	RX24T	RX24U
Power supply voltages/ operating frequencies	ICLK: 8 to 100 MHz PCLK: 8 to 50 MHz (Not dependent on power supply voltage.)	VCC = 2.7 to 5.5 ICLK: Max. 80 M PCLKA: Max. 80 PCLKB: Max. 40 PCLKD: Max. 40	Hz MHz MHz
	<ul> <li>3 V product VCC = PLLVCC = 2.7 to 3.6 V AVCC0 = AVCC = 3.0 to 3.6 V, or 4.0 to 5.5 V VREFH0 = 3.0 to AVCC0, or 4.0 to AVCC0 VREF = 3.0 to AVCC, or 4.0 to AVCC</li> <li>5 V product VCC = PLLVCC = 4.0 to 5.5 V AVCC0 = AVCC = 4.0 to 5.5 V VREFH0 = 4.0 to AVCC0 VREF = 4.0 to AVCC</li> </ul>	FCLK: Max. 32 M	ЛНz
Operating ambient temperature	D version: -40 to +85°C G version: -40 to +105°C	D version: –40 to	o +85°C
Packages	112-pin LFQFP 0.5 mm pitch 100-pin LFQFP 0.5 mm pitch 80-pin LQFP 0.65 mm pitch 64-pin LFQFP 0.5 mm pitch 64-pin LQFP 0.8 mm pitch	100-pin LFQFP 0.5 mm pitch 80-pin LQFP 0.65 mm pitch 80-pin LFQFP 0.5 mm pitch 64-pin LFQFP 0.5 mm pitch	144-pin LFQFP 0.5 mm pitch 100-pin LQFP 0.5 mm pitch



## 4.2 **Points of Difference between Pin Functions**

Points of difference between pin functions and between pins for power supplies, clocks, and system control are listed below. Items that apply only to one group or the other are indicated in blue. Items that are different between groups are indicated in red. Items that apply to both groups are indicated in black.

#### 4.2.1 100-Pin Package

Table 4.2 lists points of difference between the pin functions for the 100-pin package. Table 4.3 lists points of difference between pins for power supplies, clocks, and system control for the 100-pin package.

Table 4.2 Points of Difference between Pin Functions for 100-Pin Package

I/O Port	RX62T	RX24T	RX24U
P00	— (No I/O port)	IRQ2, ADST1	IRQ2, ADST1
P01	— (No I/O port)	POE12#, IRQ4, ADST2	POE12#, IRQ4, ADST2
P02	— (No I/O port)	MTIOC9D, MTIOC9D#, CTS1#, RTS1#, SS1#, IRQ5, ADST0	MTIOC9D, MTIOC9D#, CTS1#, RTS1#, SS1#, IRQ5, ADST0
P10	MTCLKD-B, IRQ0-A	MTIOC9B, MTIOC9B#, MTCLKD, MTCLKD#, TMRI3, POE12#, CTS6#, RTS6#, SS6#, IRQ0	MTIOC9B, MTIOC9B#, MTCLKD, MTCLKD#, TMRI3, POE12#, CTS6#, RTS6#, SS6#, IRQ0
P11	MTCLKC-B, IRQ1-A	MTIOC3A, MTIOC3A#, MTCLKC, MTCLKC#, TMO3, IRQ1	MTIOC3A, MTIOC3A#, MTCLKC, MTCLKC#, TMO3, IRQ1
P20	ADTRG0#-B, MTCLKB-B, IRQ7	MTCLKB, MTCLKB#, MTIOC9C, MTIOC9C#, TMRI4, IRQ7, ADTRG0#, AN016	MTCLKB, MTCLKB#, MTIOC9C, MTIOC9C#, TMRI4, IRQ7, ADTRG0#, AN016
P21	ADTRG1#-B, MTCLKA-B, IRQ6	MTCLKA, MTCLKA#, MTIOC9A, MTIOC9A#, TMCI4, IRQ6, ADTRG1#, AN116	MTCLKA, MTCLKA#, MTIOC9A, MTIOC9A#, TMCI4, IRQ6, ADTRG1#, AN116
P22	ADTRG#, CRX-B, LRX, MISO-A	MTIC5W, MTIC5W#, TMRI2, TMO4, MISOA, ADTRG2#, COMP2	MTIC5W, MTIC5W#, TMRI2, TMO4, MISOA, ADTRG2#, COMP2
P23	CTX-B, LTX, MOSI-A	MTIC5V, MTIC5V#, TMO2, CACREF, MOSIA, COMP1, DA1	MTIC5V, MTIC5V#, TMO2, CACREF, MOSIA, COMP1, DA1
P24	RSPCK-A	MTIC5U, MTIC5U#, TMCI2, TMO6, RSPCKA, COMP0, DA0	MTIC5U, MTIC5U#, TMCI2, TMO6, RSPCKA, COMP0, DA0
P27	— (No I/O port)	— (No I/O port)	MTIOC1A, MTIOC1A#
P30	MTIOC0B-B, MTCLKD-A, SSL0-A	MTIOC0B, MTIOC0B#, MTCLKD, MTCLKD#, TMCI6, SSLA0, IRQ7, COMP3	MTIOC0B, MTIOC0B#, MTCLKD, MTCLKD#, TMCI6, SSLA0, IRQ7, COMP3
P31	MTIOC0A-B, MTCLKC-A, SSL1-A	MTIOC0A, MTIOC0A#, MTCLKC, MTCLKC#, TMRI6, SSLA1, IRQ6	MTIOC0A, MTIOC0A#, MTCLKC, MTCLKC#, TMRI6, SSLA1, IRQ6
P32	MTIOC3C, MTCLKB-A, SSL2-A	MTIOC3C, MTIOC3C#, MTCLKB, MTCLKB#, TMO6, SSLA2	MTIOC3C, MTIOC3C#, MTCLKB, MTCLKB#, TMO6, SSLA2



I/O Port	RX62T	RX24T	RX24U
P33	MTIOC3A, MTCLKA-A,	MTIOC3A, MTIOC3A#,	MTIOC3A, MTIOC3A#,
	SSL3-A	MTCLKA, MTCLKA#, TMO0,	MTCLKA, MTCLKA#, TMO0,
		SSLA3	SSLA3
P36	— (No I/O port)		
P37	— (No I/O port)		
P40	AN000	AN000, CMPC00, CMPC01,	AN000, CMPC00, CMPC01,
		CMPC22, CMPC23	CMPC22, CMPC23
P41	AN001	AN001	AN001
P42	AN002	AN002	AN002
P43	AN003, CVREFL	AN003	AN003
P44	AN100	AN100, CMPC10, CMPC11,	AN100, CMPC10, CMPC11,
		CMPC32, CMPC33	CMPC32, CMPC33
P45	AN101	AN101, CMPC02, CMPC03,	AN101, CMPC02, CMPC03,
		CMPC20, CMPC21	CMPC20, CMPC21
P46	AN102	AN102, CMPC12, CMPC13,	AN102, CMPC12, CMPC13,
D 4 7		CMPC30, CMPC31	CMPC30, CMPC31
P47	AN103, CVREFH	AN103	AN103
P50	AN6	AN206	— (No I/O port)
P51	AN7	AN207	— (No I/O port)
P52	AN8	AN208, IRQ0	AN208, IRQ0
P53	AN9	AN209, IRQ1	AN209, IRQ1
P54	AN10	AN210, IRQ2	AN210, IRQ2
P55	AN11	AN211, IRQ3	AN211, IRQ3
P60	ANO	AN200, IRQ4	AN200, IRQ4
P61	AN1	AN201, IRQ5	AN201, IRQ5
P62	AN2	AN202, IRQ6	AN202, IRQ6
P63	AN3	AN203, IRQ7	AN203, IRQ7
P64	AN4	AN204	AN204
P65	AN5	AN205	AN205
P70	IRQ5, POE0#	POE0#, IRQ5	POE0#, IRQ5
P71	MTIOC3B, GTIOC0A-A	MTIOC3B, MTIOC3B#,	MTIOC3B, MTIOC3B#,
		GTIOC0A, GTIOC0A#	GTIOC0A, GTIOC0A#
P72	MTIOC4A, GTIOC1A-A	MTIOC4A, MTIOC4A#,	MTIOC4A, MTIOC4A#,
		GTIOC1A, GTIOC1A#	GTIOC1A, GTIOC1A#
P73	MTIOC4B, GTIOC2A-A	MTIOC4B, MTIOC4B#,	MTIOC4B, MTIOC4B#,
		GTIOC2A, GTIOC2A#	GTIOC2A, GTIOC2A#
P74	MTIOC3D, GTIOC0B-A	MTIOC3D, MTIOC3D#,	MTIOC3D, MTIOC3D#,
		GTIOCOB, GTIOCOB#	GTIOCOB, GTIOCOB#
P75	MTIOC4C, GTIOC1B-A	MTIOC4C, MTIOC4C#,	MTIOC4C, MTIOC4C#,
DZC		GTIOC1B, GTIOC1B#	GTIOC1B, GTIOC1B#
P76	MTIOC4D, GTIOC2B-A	MTIOC4D, MTIOC4D#,	MTIOC4D, MTIOC4D#,
		GTIOC2B, GTIOC2B#	GTIOC2B, GTIOC2B#
P80	MTIC5W, RXD2-B	MTIC5W, MTIC5W#, TMRI4, RXD6, SMISO6, SSCL6	MTIC5W, MTIC5W#, TMRI4, RXD6, SMISO6, SSCL6
P81	MTIC5V, TXD2-B	MTIC5V, MTIC5V#, TMCI4,	MTIC5V, MTIC5V#, TMCI4,
FOI	WITIGOV, TADZ-D	TXD6, SMOSI6, SSDA6	TXD6, SMOSI6, SSDA6
P82	MTIC5U, SCK2-B	MTIC5U, MTIC5U#, TMO4,	MTIC5U, MTIC5U#, TMO4,
1 02	WT1050, 5012-D	SCK6	SCK6
P90	MTIOC7D	MTIOC7D, MTIOC7D#	MTIOC7D, MTIOC7D#
P91	MTIOC7C	MTIOC7C, MTIOC7C#	MTIOC7C, MTIOC7C#
P91	MTIOC6D	MTIOC6D, MTIOC6D#	MTIOC7C, MTIOC7C#
r yz			



I/O Port	RX62T	RX24T	RX24U
P93	MTIOC7B	MTIOC7B, MTIOC7B#	MTIOC7B, MTIOC7B#
P94	MTIOC7A	MTIOC7A, MTIOC7A#	MTIOC7A, MTIOC7A#
P95	MTIOC6B	MTIOC6B, MTIOC6B#	MTIOC6B, MTIOC6B#
P96	IRQ4, POE4#	POE4#, IRQ4	POE4#, IRQ4
PA0	MTIOC6C, SSL3-B	MTIOC6C, MTIOC6C#,	MTIOC6C, MTIOC6C#,
T AU		TMO2, SSLA3, CTXD0	TMO2, SSLA3, CTXD0
PA1	MTIOC6A, SSL2-B	MTIOC6A, MTIOC6A#, TMO4,	MTIOC6A, MTIOC6A#, TMO4,
		SSLA2, CRXD0, ADTRG0#	SSLA2, CRXD0, ADTRG0#
PA2	MTIOC2B, SSL1-B	MTIOC2B, MTIOC2B#, TMO7,	MTIOC2B, MTIOC2B#, TMO7,
		GTADSM1, CTS6#, RTS6#,	GTADSM1, CTS6#, RTS6#,
		SS6#, SSLA1	SS6#, SSLA1
PA3	MTIOC2A, SSL0-B	MTIOC2A, MTIOC2A#,	MTIOC2A, MTIOC2A#,
-		TMRI7, GTADSM0, SSLA0	TMRI7, GTADSM0, SSLA0
PA4	ADTRG0#-A, MTIOC1B,	MTIOC1B, MTIOC1B#,	MTIOC1B, MTIOC1B#,
	RSPCK-B	TMCI7, SCK6, RSPCKA,	TMCI7, SCK6, RSPCKA,
		ADTRG0#	ADTRG0#
PA5	ADTRG1#-A, MTIOC1A,	MTIOC1A, MTIOC1A#,	MTIOC1A, MTIOC1A#,
	MISO-B	TMCI3, RXD6, SMISO6,	TMCI3, RXD6, SMISO6,
		SSCL6, MISOA, IRQ1,	SSCL6, MISOA, IRQ1,
		ADTRG1#	ADTRG1#
PB0	MTIOC0D, MOSI-B	MTIOC0D, MTIOC0D#,	MTIOC0D, MTIOC0D#,
		TMO0, TXD6, SMOSI6,	TMO0, TXD6, SMOSI6,
		SSDA6, MOSIA, ADTRG2#	SSDA6, MOSIA, ADTRG2#
PB1	MTIOC0C, <mark>RXD0</mark> , SCL	MTIOC0C, MTIOC0C#,	MTIOC0C, MTIOC0C#,
		TMCI0, ADSM1, RXD6,	TMCI0, ADSM1, RXD6,
		SMISO6, SSCL6, SCL0	SMISO6, SSCL6, SCL0
PB2	MTIOC0B-A, <mark>TXD0</mark> , SDA	MTIOC0B, MTIOC0B#,	MTIOC0B, MTIOC0B#,
		TMRIO, ADSMO, TXD6,	TMRIO, ADSMO, TXD6,
		SMOSI6, SSDA6, SDA0	SMOSI6, SSDA6, SDA0
PB3	MTIOC0A-A, <mark>SCK0</mark>	MTIOCOA, MTIOCOA#,	MTIOCOA, MTIOCOA#,
		CACREF, SCK6, RSPCKA	CACREF, SCK6, RSPCKA
PB4	GTETRG, IRQ3, POE8#	POE8#, GTETRG, GTECLKD,	POE8#, GTETRG, GTECLKD,
		CTS5#, RTS5#, SS5#, IRQ3	CTS5#, RTS5#, SS5#, IRQ3
PB5	CTX-A, TXD2-A, TRSYNC	GTIOC2B, GTIOC2B#, TXD5,	GTIOC2B, GTIOC2B#, TXD5,
		SMOSI5, SSDA5	SMOSI5, SSDA5
PB6	CRX-A, RXD2-A, TRDATA0	GTIOC2A, GTIOC2A#, RXD5, SMISO5, SSCL5, IRQ5	GTIOC2A, GTIOC2A#, RXD5,
			SMISO5, SSCL5, IRQ5
PB7	SCK2-A, TRDATA1	GTIOC1B, GTIOC1B#, SCK5	GTIOC1B, GTIOC1B#, SCK5
PD0	GTIOC3B, RSPCK-C, TRDATA2	TMO6, GTIOC1A, GTIOC1A#, RSPCKA	TMO6, GTIOC1A, GTIOC1A#, RSPCKA
PD1			TMO2, GTIOCOB, GTIOCOB#,
PDI	GTIOC3A, MISO-C, TRDATA3	TMO2, GTIOC0B, GTIOC0B#, MISOA	MISOA
PD2	GTIOC2B-B, MOSI-C, TRCLK	TMCI1, TMO4, GTIOCOA,	TMCI1, TMO4, GTIOC0A,
FDZ	GTIOC2B-B, MIOSI-C, TROLK	GTIOC0A#, SCK5, MOSIA	GTIOC0A#, SCK5, MOSIA
PD3	GTIOC2A-B, TXD1, TDO	TMO0, GTECLKC, TXD1,	TMO0, GTECLKC, TXD1,
FD3	GHOCZA-B, TXDT, TDO	SMOSI1, SSDA1	SMOSI1, SSDA1, TXD11,
			SMOSI1, SSDA1, TADTI, SMOSI11, SSDA11
PD4	GTIOC1B-B, SCK1, TCK	TMCI0, TMCI6, GTECLKB,	TMCI0, TMCI6, GTECLKB,
		SCK1, IRQ2	SCK1, SCK11, IRQ2
PD5	GTIOC1A-B, RXD1, TDI	TMRI0, TMRI6, GTECLKA,	TMRI0, TMRI6, GTECLKA,
. 50		RXD1, SMISO1, SSCL1, IRQ3	RXD1, SMISO1, SSCL1,
			RXD11, SMISO11, SSCL11,
			IRQ3



I/O Port	RX62T	RX24T	RX24U
PD6	GTIOC0B-B, SSL0-C, TMS	MTIOC9C, MTIOC9C#,	MTIOC9C, MTIOC9C#,
		TMO1, GTIOC3B, GTIOC3B#,	TMO1, GTIOC3B, GTIOC3B#,
		CTS1#, RTS1#, SS1#,	CTS1#, RTS1#, SS1#,
		SSLA0, IRQ5, ADST0	CTS11#, RTS11#, SS11#,
			SSLA0, IRQ5, ADST0
PD7	GTIOC0A-B, CTX-C, SSL1-C,	MTIOC9A, MTIOC9A#,	MTIOC9A, MTIOC9A#,
	TRST#	TMRI1, TMRI5, GTIOC3A,	TMRI1, TMRI5, GTIOC3A,
		GTIOC3A#, TXD5, SMOSI5,	GTIOC3A#, TXD5, SMOSI5,
		SSDA5, SSLA1	SSDA5, SSLA1
PE0	CRX-C, SSL2-C	MTIOC9B, MTIOC9B#,	MTIOC9B, MTIOC9B#,
		TMCI1, TMCI5, RXD5,	TMCI1, TMCI5, RXD5,
		SMISO5, SSCL5, SSLA2	SMISO5, SSCL5, SSLA2
PE1	SSL3-C	MTIOC9D, MTIOC9D#,	MTIOC9D, MTIOC9D#,
		TMO5, CTS5#, RTS5#, SS5#,	TMO5, CTS5#, RTS5#, SS5#,
		SSLA3	SSLA3
PE2	NMI, POE10#-A	POE10#, NMI	POE10#, NMI
PE3	MTCLKD-C, IRQ2-A, POE11#	MTCLKD, MTCLKD#,	MTCLKD, MTCLKD#,
		POE11#, IRQ2	POE11#, IRQ2
PE4	MTCLKC-C, IRQ1-B,	MTCLKC, MTCLKC#,	MTCLKC, MTCLKC#,
	POE10#-B	POE10#, IRQ1	POE10#, IRQ1
PE5	IRQ0-B	IRQ0	IRQ0



## Table 4.3Points of Difference between Pins for Power Supplies, Clocks, and System Control for<br/>100-Pin Package

Pin Number	RX62T	RX24T	RX24U
2	EMLE	— (P02)	— (P02)
3	VSS	VSS	VSS
4	MDE	— (P00)	— (P00)
5	VCL	VCL	VCL
6	MD1	MD	MD
7	MD0	— (P01)	— (P01)
10	RES#	RES#	RES#
11	XTAL	XTAL (P37)	XTAL (P37)
12	VSS	VSS	VSS
13	EXTAL	EXTAL (P36)	EXTAL (P36)
14	VCC	VCC	VCC
29	PLLVCC	VCC	VCC
31	PLLVSS	VSS	VSS
42	VCC	VCC	VCC
44	VSS	VSS	VSS
60	VCC	VCC	VCC
62	VSS	VSS	VSS
71	AVCC	AVCC2	— (P64)
72	VREF	VREF	AVCC2
73	AVSS	AVSS2	AVSS2
86	— (P45)	— (P45)	PGAVSS1
91	— (P40)	— (P40)	PGAVSS0
92	AVCC0	AVCC1	AVCC1
93	VREFH0	AVCC0	AVCC0
94	VREFL0	AVSS0	AVSS0
95	AVSS0	AVSS1	AVSS1



## 4.2.2 80-Pin Package

Table 4.4 lists points of difference between the pin functions for the 80-pin package. Table 4.5 lists points of difference between pins for power supplies, clocks, and system control for the 80-pin package.

I/O Port	RX62T	RX24T
P00	— (No I/O port)	IRQ2, ADST1
P01	— (No I/O port)	POE12#, IRQ4, ADST2
P02	— (No I/O port)	MTIOC9D, CTS1#, RTS1#, SS1#, IRQ5, ADST0
P10	MTCLKD-B, IRQ0-A	MTIOC9B, MTCLKD, TMRI3, POE12#, CTS6#, RTS6#, SS6#, IRQ0
P11	MTCLKC-B, IRQ1-A	MTIOC3A, MTCLKC, TMO3, IRQ1
P20	ADTRG0#-B, MTCLKB-B, IRQ7	MTCLKB, MTIOC9C, TMRI4, IRQ7, ADTRG0#, AN016, CVREFC0
P21	ADTRG1#-B, MTCLKA-B, IRQ6	MTCLKA, MTIOC9A, TMCI4, IRQ6, ADTRG1#, AN116, CVREFC1
P22	ADTRG#, CRX-B, LRX, MISO-A	MTIC5W, TMRI2, TMO4, MISOA, ADTRG2#, COMP2
P23	CTX-B, LTX, MOSI-A	MTIC5V, TMO2, CACREF, MOSIA, COMP1
P24	RSPCK-A	MTIC5U, TMCI2, TMO6, RSPCKA, COMP0
P30	MTIOC0B-B, MTCLKD-A, SSL0-A	MTIOC0B, MTCLKD, TMCI6, SSLA0, IRQ7, COMP3
P31	MTIOC0A-B, MTCLKC-A, SSL1-A	MTIOC0A, MTCLKC, TMRI6, SSLA1, IRQ6
P32	MTIOC3C, MTCLKB-A, SSL2-A	— (No I/O port)
P33	MTIOC3A, MTCLKA-A, SSL3-A	— (No I/O port)
P36	— (No I/O port)	
P37	— (No I/O port)	
P40	AN000	AN000, CMPC00, CMPC01, CMPC22, CMPC23
P41	AN001	AN001
P42	AN002	AN002
P43	AN003, CVREFL	AN003
P44	AN100	AN100, CMPC10, CMPC11, CMPC32, CMPC33
P45	AN101	AN101, CMPC02, CMPC03, CMPC20, CMPC21
P46	AN102	AN102, CMPC12, CMPC13, CMPC30, CMPC31
P47	AN103, CVREFH	AN103
P50	— (No I/O port)	AN206
P51	— (No I/O port)	AN207
P52	— (No I/O port)	AN208, IRQ0
P53	— (No I/O port)	AN209, IRQ1
P54	— (No I/O port)	AN210, IRQ2
P55	— (No I/O port)	AN211, IRQ3
P60	ANO	— (No I/O port)
P61	AN1	— (No I/O port)
P62	AN2	AN202, IRQ6
P63	AN3	— (No I/O port)
P70	IRQ5, POE0#	POE0#, IRQ5

Table 4.4 Points of Difference between Pin Functions for 80-Pin Package



I/O Port	RX62T	RX24T
P71	MTIOC3B, GTIOC0A-A	MTIOC3B
P72	MTIOC4A, GTIOC1A-A	MTIOC4A
P73	MTIOC4B, GTIOC2A-A	MTIOC4B
P74	MTIOC3D, GTIOC0B-A	MTIOC3D
P75	MTIOC4C, GTIOC1B-A	MTIOC4C
P76	MTIOC4D, GTIOC2B-A	MTIOC4D
P90	— (No I/O port)	MTIOC7D
P91	MTIOC7C	MTIOC7C
P92	MTIOC6D	MTIOC6D
P93	MTIOC7B	MTIOC7B
P94	MTIOC7A	MTIOC7A
P95	MTIOC6B	MTIOC6B
P96	IRQ4, POE4#	POE4#, IRQ4
PA2	MTIOC2B, SSL1-B	— (No I/O port)
PA3	MTIOC2A, SSL0-B	MTIOC2A, TMRI7, SSLA0
PA4	ADTRG0#-A, MTIOC1B, RSPCK-B	— (No I/O port)
PA5	ADTRG1#-A, MTIOC1A, MISO-B	MTIOC1A, TMCI3, RXD6, SMISO6, SSCL6,
		MISOA, IRQ1, ADTRG1#
PB0	MTIOC0D, MOSI-B	MTIOC0D, TMO0, TXD6, SMOSI6, SSDA6,
		MOSIA, ADTRG2#
PB1	MTIOC0C, <mark>RXD0</mark> , SCL	MTIOCOC, TMCI0, ADSM1, RXD6, SMISO6,
		SSCL6, SCL0
PB2	MTIOC0B-A, <mark>TXD0</mark> , SDA	MTIOCOB, TMRIO, ADSMO, TXD6, SMOSI6,
-00		SSDA6, SDA0
PB3 PB4	MTIOC0A-A, SCK0	MTIOCOA, CACREF, SCK6, RSPCKA
PB4 PB5	GTETRG, IRQ3, POE8#	POE8#, CTS5#, RTS5#, SS5#, IRQ3 TXD5, SMOSI5, SSDA5
PB6	CTX-A, TXD2-A CRX-A, RXD2-A	RXD5, SMISO5, SSCL5, IRQ5
PB7	SCK2-A	— (No I/O port)
PD2	— (No I/O port)	TMCI1, TMO4, SCK5, MOSIA
PD3	GTIOC2A-B, TXD1, TDO	TMO0, TXD1, SMOSIA, SOCA
PD3 PD4	GTIOC1B-B, SCK1, TCK	TMCI0, TMCI6, SCK1, IRQ2
PD4 PD5	GTIOC1A-B, RXD1, TDI	TMRI0, TMRI6, RXD1, SMISO1, SSCL1, IRQ3
PD5 PD6	GTIOC0B-B, TMS	MTIOC9C, TMO1, CTS1#, RTS1#, SS1#,
FDU		SSLA0, IRQ5, ADST0
PD7	GTIOC0A-B, CTX-C, TRST#	MTIOC9A, TMRI1, TMRI5, SSLA1
PE0	CRX-C	— (No I/O port)
PE2	NMI, POE10#-A	POE10#, NMI
PE3	MTCLKD-C, IRQ2-A, POE11#	MTCLKD, POE11#, IRQ2
PE4	MTCLKC-C, IRQ1-B, POE10#-B	MTCLKC, POE10#, IRQ1



Table 4.5	Points of Difference between Pins for Power Supplies, Clocks, and System Control for
	80-Pin Package

Pin Number	RX62T	RX24T	
1	EMLE	— (P02)	
2	VSS	VSS	
3 4	MDE	— (P00)	
4	VCL	VCL	
5	MD1	MD	
6	MD0	— (P01)	
9	RES#	RES#	
10	XTAL	XTAL (P37)	
11	VSS	VSS	
12	EXTAL	EXTAL (P36)	
13	VCC	VCC	
23	— (PB5)	VCC	
24	PLLVCC	— (PB4)	
25	— (PB4)	VSS	
26	PLLVSS	— (PB3)	
32	— (PA2)	VCC	
33	VCC	— (P96)	
34	— (P96)	VSS	
35	VSS	— (P95)	
48	— (P33)	VCC	
50	VCC	VSS	
52	VSS	— (P24)	
57	— (P21)	AVCC2	
58	— (P20)	VREF	
59	AVCC	AVSS2	
60	AVSS	— (P62)	
73	AVCC0	— (P41)	
74	VREFH0	— (P40)	
75	VREFL0	AVCC1	
76	AVSS0	AVCC0	
77	— (P11)	AVSS0	
78	— (P10)	AVSS1	



#### 4.2.3 80-Pin Package (R5F562TxGDFF)

Table 4.6 lists points of difference between the pin functions for the 80-pin package (R5F562TxGDFF). Table 4.7 lists points of difference between pins for power supplies, clocks, and system control for the 80-pin package (R5F562TxGDFF).

I/O Port	RX62T	RX24T
P00	— (No I/O port)	IRQ2, ADST1
P01	— (No I/O port)	POE12#, IRQ4, ADST2
P02	— (No I/O port)	MTIOC9D, CTS1#, RTS1#, SS1#, IRQ5,
		ADST0
P10	MTCLKD-B, IRQ0-A	MTIOC9B, MTCLKD, TMRI3, POE12#, CTS6#,
		RTS6#, SS6#, IRQ0
P11	— (No I/O port)	MTIOC3A, MTCLKC, TMO3, IRQ1
P20	ADTRG0#-B, MTCLKB-B, IRQ7	MTCLKB, MTIOC9C, TMRI4, IRQ7, ADTRG0#,
		AN016, CVREFC0
P21	— (No I/O port)	MTCLKA, MTIOC9A, TMCI4, IRQ6, ADTRG1#,
		AN116, CVREFC1
P22	ADTRG#, CRX-B, LRX, MISO-A	MTIC5W, TMRI2, TMO4, MISOA, ADTRG2#,
P23	CTX-B, LTX, MOSI-A RSPCK-A	MTIC5V, TMO2, CACREF, MOSIA, COMP1
P24		MTIC5U, TMCI2, TMO6, RSPCKA, COMP0
P30	MTIOC0B-B, MTCLKD-A, SSL0-A	MTIOC0B, MTCLKD, TMCI6, SSLA0, IRQ7, COMP3
P31	MTIOC0A-B, MTCLKC-A, SSL1-A	MTIOC0A, MTCLKC, TMRI6, SSLA1, IRQ6
P32	MTIOC3C, MTCLKB-A, SSL2-A	— (No I/O port)
P33	MTIOC3A, MTCLKA-A, SSL2-A MTIOC3A, MTCLKA-A, SSL3-A	— (No I/O port) — (No I/O port)
P36	— (No I/O port)	
P37	— (No I/O port) — (No I/O port)	—
P40	AN000	
F40	ANOUO	CMPC23
P41	AN001	AN001
P42	AN002	AN002
P43	AN003, CVREFL	AN003
P44	AN100	AN100, CMPC10, CMPC11, CMPC32,
		CMPC33
P45	AN101	AN101, CMPC02, CMPC03, CMPC20,
		CMPC21
P46	AN102	AN102, CMPC12, CMPC13, CMPC30,
		CMPC31
P47	AN103, CVREFH	AN103
P50	— (No I/O port)	AN206
P51	— (No I/O port)	AN207
P52	— (No I/O port)	AN208, IRQ0
P53	— (No I/O port)	AN209, IRQ1
P54	— (No I/O port)	AN210, IRQ2
P55	— (No I/O port)	AN211, IRQ3
P60	ANO	— (No I/O port)
P61	AN1	— (No I/O port)
P62	AN2	AN202, IRQ6

Table 4.6 Points of Difference between Pin Functions for 80-Pin Package (R5F562TxGDFF)



I/O Port	RX62T	RX24T
P63	AN3	— (No I/O port)
P70	IRQ5, POE0#	POE0#, IRQ5
P71	MTIOC3B, GTIOC0A-A	MTIOC3B
P72	MTIOC4A, GTIOC1A-A	MTIOC4A
P73	MTIOC4B, GTIOC2A-A	MTIOC4B
P74	MTIOC3D, GTIOC0B-A	MTIOC3D
P75	MTIOC4C, GTIOC1B-A	MTIOC4C
P76	MTIOC4D, GTIOC2B-A	MTIOC4D
P80	MTIC5W, RXD2-B	— (No I/O port)
P81	MTIC5V, TXD2-B	— (No I/O port)
P82	MTIC5U, SCK2-B	— (No I/O port)
P90	MTIOC7D	MTIOC7D
P91	MTIOC7C	MTIOC7C
P92	MTIOC6D	MTIOC6D
P93	MTIOC7B	MTIOC7B
P94	MTIOC7A	MTIOC7A
P95	MTIOC6B	MTIOC6B
P96	IRQ4, POE4#	POE4#, IRQ4
PA3	MTIOC2A	MTIOC2A, TMRI7, SSLA0
PA5	ADTRG1#-A, MTIOC1A	MTIOC1A, TMCI3, RXD6, SMISO6, SSCL6, MISOA, IRQ1, ADTRG1#
PB0	MTIOC0D	MTIOC0D, TMO0, TXD6, SMOSI6, SSDA6, MOSIA, ADTRG2#
PB1	MTIOC0C, RXD0, SCL	MTIOC0C, TMCI0, ADSM1, RXD6, SMISO6, SSCL6, SCL0
PB2	MTIOC0B-A, <mark>TXD0</mark> , SDA	MTIOC0B, TMRI0, ADSM0, TXD6, SMOSI6, SSDA6, SDA0
PB3	MTIOC0A-A, <mark>SCK0</mark>	MTIOC0A, CACREF, SCK6, RSPCKA
PB4	GTETRG, IRQ3, POE8#	POE8#, CTS5#, RTS5#, SS5#, IRQ3
PB5	CTX-A, TXD2-A	TXD5, SMOSI5, SSDA5
PB6	CRX-A, RXD2-A	RXD5, SMISO5, SSCL5, IRQ5
PB7	SCK2-A	— (No I/O port)
PD2	GTIOC2B-B	TMCI1, TMO4, SCK5, MOSIA
PD3	GTIOC2A-B, TXD1, TDO	TMO0, TXD1, SMOSI1, SSDA1
PD4	GTIOC1B-B, SCK1, TCK	TMCI0, TMCI6, SCK1, IRQ2
PD5	GTIOC1A-B, RXD1, TDI	TMRI0, TMRI6, RXD1, SMISO1, SSCL1, IRQ3
PD6	GTIOC0B-B, TMS	MTIOC9C, TMO1, CTS1#, RTS1#, SS1#,
		SSLA0, IRQ5, ADST0
PD7	GTIOC0A-B, TRST#	MTIOC9A, TMRI1, TMRI5, SSLA1
PE2	NMI, POE10#-A	POE10#, NMI
PE3	MTCLKD-C, IRQ2-A, POE11#	MTCLKD, POE11#, IRQ2
PE4	MTCLKC-C, IRQ1-B, POE10#-B	MTCLKC, POE10#, IRQ1



# Table 4.7Points of Difference between Pins for Power Supplies, Clocks, and System Control for<br/>80-Pin Package (R5F562TxGDFF)

Pin Number	RX62T	RX24T
1	EMLE	— (P02)
2	VSS	VSS
3	MDE	— (P00)
4	VCL	VCL
5 6	MD1	MD
6	MD0	— (P01)
9	RES#	RES#
10	XTAL	XTAL (P37)
11	VSS	VSS
12	EXTAL	EXTAL (P36)
13	VCC	VCC
23	— (PB5)	VCC
24	PLLVCC	— (PB4)
25	— (PB4)	VSS
26	PLLVSS	— (PB3)
32	— (PA3)	VCC
33	VCC	— (P96)
34	— (P96)	VSS
35	VSS	— (P95)
48	— (P70)	VCC
50	— (P32)	VSS
51	VCC	— (P30)
53	VSS	— (P23)
57	— (P22)	AVCC2
58	— (P20)	VREF
59	AVCC	AVSS2
60	AVSS	— (P62)
73	AVCC0	— (P41)
74	VREFH0	— (P40)
75	VREFL0	AVCC1
76	AVSS0	AVCC0
77	— (P82)	AVSS0
78	— (P81)	AVSS1



## 4.2.4 64-Pin Package

Table 4.8 lists points of difference between the pin functions for the 64-pin package. Table 4.9 lists points of difference between pins for power supplies, clocks, and system control for the 64-pin package.

I/O Port	RX62T	RX24T
P00	— (No I/O port)	IRQ2, ADST1
P01	— (No I/O port)	POE12#, IRQ4, ADST2
P02	— (No I/O port)	MTIOC9D, CTS1#, RTS1#, SS1#, IRQ5, ADST0
P10	MTCLKD-B, IRQ0-A	— (No I/O port)
P11	MTCLKC-B, IRQ1-A	MTIOC3A, MTCLKC, TMO3, IRQ1
P21	— (No I/O port)	MTCLKA, MTIOC9A, TMCI4, IRQ6, ADTRG1#, AN116, CVREFC1
P22	CRX-B, LRX, MISO-A	MTIC5W, TMRI2, TMO4, MISOA, ADTRG2#, COMP2
P23	CTX-B, LTX, MOSI-A	MTIC5V, TMO2, CACREF, MOSIA, COMP1
P24	RSPCK-A	MTIC5U, TMCI2, TMO6, RSPCKA, COMP0
P30	MTIOC0B-B, MTCLKD-A, SSL0-A	MTIOC0B, MTCLKD, TMCI6, SSLA0, IRQ7, COMP3
P31	MTIOC0A-B, MTCLKC-A, SSL1-A	MTIOC0A, MTCLKC, TMRI6, SSLA1, IRQ6
P32	MTIOC3C, MTCLKB-A, SSL2-A	— (No I/O port)
P33	MTIOC3A, MTCLKA-A, SSL3-A	— (No I/O port)
P36	— (No I/O port)	_
P37	— (No I/O port)	_
P40	AN000	AN000, CMPC00, CMPC01, CMPC22, CMPC23
P41	AN001	AN001
P42	AN002	AN002
P43	AN003, CVREFL	— (No I/O port)
P44	AN100	AN100, CMPC10, CMPC11, CMPC32, CMPC33
P45	AN101	AN101, CMPC02, CMPC03, CMPC20, CMPC21
P46	AN102	AN102, CMPC12, CMPC13, CMPC30, CMPC31
P47	AN103, CVREFH	— (No I/O port)
P50	— (No I/O port)	AN206
P51	— (No I/O port)	AN207
P52	— (No I/O port)	AN208, IRQ0
P53	— (No I/O port)	AN209, IRQ1
P54	— (No I/O port)	AN210, IRQ2
P70	IRQ5, POE0#	POE0#, IRQ5
P71	MTIOC3B, GTIOC0A-A	MTIOC3B
P72	MTIOC4A, GTIOC1A-A	MTIOC4A
P73	MTIOC4B, GTIOC2A-A	MTIOC4B
P74	MTIOC3D, GTIOC0B-A	MTIOC3D
P75	MTIOC4C, GTIOC1B-A	MTIOC4C
P76	MTIOC4D, GTIOC2B-A	MTIOC4D

#### Table 4.8 Points of Difference between Pin Functions for 64-Pin Package


I/O Port	RX62T	RX24T
P90	— (No I/O port)	MTIOC7D
P91	MTIOC7C	MTIOC7C
P92	MTIOC6D	MTIOC6D
P93	MTIOC7B	MTIOC7B
P94	MTIOC7A	MTIOC7A
P95	— (No I/O port)	MTIOC6B
P96	— (No I/O port)	POE4#, IRQ4
PA2	MTIOC2B, SSL1-B	— (No I/O port)
PA3	MTIOC2A, SSL0-B	— (No I/O port)
PA4	ADTRG0#-A, MTIOC1B, RSPCK-B	— (No I/O port)
PA5	ADTRG1#-A, MTIOC1A, MISO-B	— (No I/O port)
PB0	MTIOC0D, MOSI-B	— (No I/O port)
PB1	MTIOC0C, <mark>RXD0</mark> , SCL	MTIOC0C, TMCI0, ADSM1, RXD6, SMISO6,
		SSCL6, SCL0
PB2	MTIOC0B-A, <mark>TXD0</mark> , SDA	MTIOC0B, TMRI0, ADSM0, TXD6, SMOSI6,
		SSDA6, SDA0
PB3	MTIOC0A-A, <mark>SCK0</mark>	MTIOC0A, CACREF, <mark>SCK6</mark> , RSPCKA
PB4	GTETRG, IRQ3, POE8#	POE8#, CTS5#, RTS5#, SS5#, IRQ3
PB5	CTX-A, TXD2-A	TXD5, SMOSI5, SSDA5
PB6	CRX-A, RXD2-A	RXD5, SMISO5, SSCL5, IRQ5
PB7	SCK2-A	— (No I/O port)
PD3	GTIOC2A-B, TXD1, TDO	TMO0, TXD1, SMOSI1, SSDA1
PD4	GTIOC1B-B, SCK1, TCK	TMCI0, TMCI6, SCK1, IRQ2
PD5	GTIOC1A-B, RXD1, TDI	TMRI0, TMRI6, RXD1, SMISO1, SSCL1
PD6	GTIOC0B-B, TMS	MTIOC9C, TMO1, CTS1#, RTS1#, SS1#
PD7	GTIOC0A-B, TRST#	MTIOC9A, TMRI1, TMRI5, SSLA1
PE2	NMI, POE10#-A	POE10#, NMI



Table 4.9Points of Difference between Pins for Power Supplies, Clocks, and System Control for<br/>64-Pin Package

Pin Number	RX62T	RX24T
1	EMLE	— (P02)
2	MDE	— (P00)
3	VCL	VCL
4	MD1	MD
5	MD0	— (P01)
6	RES#	RES#
7	XTAL	XTAL (P37)
8	VSS	VSS
9	EXTAL	EXTAL (P36)
10	VCC	VCC
20	PLLVCC	— (PB3)
22	PLLVSS	— (PB1)
23	— (PB3)	VCC
25	— (PB1)	VSS
39	— (P70)	VCC
41	— (P32)	VSS
42	VCC	— (P30)
44	VSS	— (P23)
47	— (P23)	AVCC2/VREF
48	— (P22)	AVSS2
57	AVCC	— (P42)
58	VREFH0	— (P41)
59	VREFL0	— (P40)
60	AVSS0	AVCC1
61	— (P11)	AVCC0
62	— (P10)	AVSS0
63	— (PA5)	AVSS1



# 4.3 **Points of Difference between Modules and Functions**

Table 4.10 lists points of difference between modules and functions. This table lists points of difference for the specifications of the 100-pin package. For points of difference between individual modules and functions refer to 4.4, Points of Difference between Specifications in Detail, and the User's Manual: Hardware of each group, listed in 5, Reference Documents.

No.	Module or Function Name	RX62T	RX24T	RX24U
1	Operating modes	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
2	Resets	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
3	Option-setting memory		0	0
4	Voltage detection circuit (LVD/LVDAb/LVDAb)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
5	Clock generation circuit	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
6	Clock frequency accuracy measurement circuit (CAC)		0	0
7	Low power consumption	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
8	Register write protection function		0	0
9	Interrupt controller (ICU/ICUb/ICUb)	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
10	Buses	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
11	Memory-protection unit (MPU)	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
12	Data transfer controller (DTC/DTCa/DTCa)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
13	I/O ports	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
14	Multi-function pin controller (MPC)		0	0
15	Multi-function timer pulse unit 3 (MTU3/MTU3d/MTU3d)	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
16	Port output enable 3 (POE3/POE3b*1/POE3A)	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
17	General PWM timer (GPT/GPTB/GPTB)	$\bigtriangleup$	$\bigtriangleup$	$\triangle$
18	8-bit timer (TMR)		0	0
19	Compare match timer (CMT)	Ø	0	0
20	Watchdog timer (WDT)	0		_
21	Independent watchdog timer (IWDT/IWDTa/IWDTa)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
22	Serial communications interface (SClb/SClg/SClg)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
23	I <sup>2</sup> C bus interface (RIIC/RIICa/RIICa)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
24	CAN module (CAN/RSCAN/RSCAN)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
25	Serial peripheral interface (RSPI/RSPIb/RSPIb)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
26	LIN module (LIN)	0		
27	CRC calculator (CRC)	Ø	0	0
28	12-bit A/D converter (S12ADA/S12ADF/S12ADF)	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$
29	10-bit A/D converter (ADA)	0		
30	D/A converter (DAa)		0	0
31	Comparator C (CMPC)		0	0
32	Data operation circuit (DOC)		0	0
33	RAM	$\bigtriangleup$	$\triangle$	$\bigtriangleup$
34	Flash memory	$\bigtriangleup$	$\bigtriangleup$	$\bigtriangleup$

### Table 4.10 Points of Difference between Modules and Functions

Note 1. POE3b on RX24T (version A), POE3A on RX24T (version B)



# Legend

 $\triangle$ 

©: ○ or —:

All groups have this module or function. —: Not all groups have this module or function.

 $\odot$  means that the module or function is available on the group indicated.

— means that the module or function is not available on the group indicated.

All groups have this module or function, but the specifications differ between groups.

Where the module symbols differ, indications are as follows: Module or symbol name (symbol for RX62T/symbol for RX24T/symbol for RX24U).



# 4.4 **Points of Difference between Specifications in Detail**

Points of difference between specifications in detail are listed below. Specifications that apply only to one group or the other are indicated in <u>blue</u>. Specifications that are different between groups are indicated in <u>red</u>. Specifications that have no difference between the two groups are not described.

## 4.4.1 CPU

Table 4.11 lists the points of difference between the CPUs.

Table 4.11 Points of Difference between CPUs

ltem	RX62T	RX24T and RX24U
Instruction architecture	RXv1	RXv2
CPU register set	<ul> <li>16 general-purpose registers (32 bits)</li> <li>9 control registers (32 bits)</li> <li>Interrupt stack pointer (ISP)</li> <li>User stack pointer (USP)</li> <li>Interrupt table register (INTB)</li> <li>Program counter (PC)</li> <li>Processor status word (PSW)</li> <li>Backup PC (BPC)</li> <li>Backup PSW (BPSW)</li> <li>Fast interrupt vector register (FINTV)</li> <li>Floating-point status word (FPSW)</li> <li></li> <li>1 accumulator (64 bits) in single-chip mode (ACC)</li> </ul>	<ul> <li>16 general-purpose registers (32 bits)         <ol> <li>control registers (32 bits)</li> <li>interrupt stack pointer (ISP)</li> <li>User stack pointer (USP)</li> <li>Interrupt table register (INTB)</li> <li>Program counter (PC)</li> <li>Processor status word (PSW)</li> <li>Backup PC (BPC)</li> <li>Backup PSW (BPSW)</li> <li>Fast interrupt vector register (FINTV)</li> <li>Floating-point status word (FPSW)</li> <li>Exception table register (EXTB)</li> </ol> </li> <li>e 2 accumulators (72 bits) in single-chip mode (ACC0, ACC1)</li> </ul>
Addressing modes	10 addressing modes: Immediate Register direct Register indirect Register relative Post-increment register indirect Pre-decrement register indirect Indexed register indirect Control register direct PSW direct Program counter relative	11 modes Immediate Register direct Register indirect Register relative Post-increment register indirect Pre-decrement register indirect Indexed register indirect Control register direct PSW direct Program counter relative Accumulator direct
Basic instructions	73 basic instructions	75 basic instructions Storing with LI flag clear (MOVCO) Loading with LI flag set (MOVLI)
Floating-point instructions	8 floating-point instructions	11 floating-point instructions Floating-point square root (FSQRT) Floating point to integer conversion (FTOU) Integer to floating-point conversion (UTOF)



ltem	RX62T	RX24T and RX24U
DSP	9 DSP instructions	23 DSP instructions
instructions	Multiply-accumulate upper 16 bits (MACHI) Multiply-accumulate lower 16 bits (MACLO)	Multiply-accumulate upper 16 bits (MACHI) Multiply-accumulate lower 16 bits (MACLO)
	Multiply upper 16 bits (MULHI)	Multiply upper 16 bits (MULHI)
	Multiply lower 16 bits (MULOL)	Multiply lower 16 bits (MULOL)
	Move upper 32 bits from accumulator (MVFACHI)	Move upper 32 bits from accumulator (MVFACHI)
	Move accumulator middle 32 bits from accumulator (MVFACMI)	Move accumulator middle 32 bits from accumulator (MVFACMI)
	Move accumulator lower 32 bits from accumulator (MVTACLO)	Move accumulator lower 32 bits from accumulator (MVTACLO)
	Round 16-bit signed value in accumulator (RACW)	Round 16-bit signed value in accumulator (RACW)
	<u> </u>	32-bit multiply-accumulate (EMACA)
	—	32-bit multiply-subtract (EMSBA)
	—	32-bit multiply (EMULA)
	—	Multiply-accumulate upper 16 bits/lower 16 bits (MACLH)
	—	Multiply-accumulate upper 16 bits (MSBHI)
	—	Multiply-accumulate upper 16 bits/lower 16 bits (MSBLH)
	—	Multiply-accumulate lower 16 bits (MSBLO)
	—	Multiply upper 16 bits/lower 16 bits (MULLH)
	—	Move guard bits from accumulator (MVFACGU)
	—	Move lower 32 bits from accumulator (MVFACLO)
	—	Move guard bits to accumulator (MVTACGU)
	—	Round signed value in accumulator (RACL)
	—	Round signed value in accumulator (RADCL)
	—	Round 16-bit signed value in accumulator (RDACW)
Vector table	Fixed vector table	Exception vector table
	Relocatable vector table	Interrupt vector table



### 4.4.2 Operating Modes

Table 4.12 lists the points of difference between the operating modes, and Table 4.13 lists the points of difference between the I/O registers related to the operating modes.

Table 4.12	Points of Difference between Operating Modes
------------	--

Item RX62T		RX24T and RX24U	
Operating modes	Single-chip mode	Single-chip mode	
	<ul> <li>Boot mode</li> </ul>	Boot mode	
	SCI interface	SCI interface	
	_	FINE interface	
Pins for setting a mode	MD1 and MD0	MD and UB (PC7)	

#### Table 4.13 Points of Difference between I/O Registers Related to Operating Modes

Bit Symbol	RX62T	RX24T and RX24U
MD0	MD0 pin status flag	Reserved
MD	Reserved	MD pin status flag
MD1	MD1 pin status flag	Reserved
MDE	MDE pin status flag	Reserved
_	Mode status register	Register not available
	System control register 0	Register not available
	MD0 MD MD1	MD0MD0 pin status flagMDReservedMD1MD1 pin status flagMDEMDE pin status flag—Mode status register

#### 4.4.3 Resets

Table 4.14 lists the points of difference between the resets, and Table 4.15 lists the points of difference between the I/O registers related to the resets.

Table 4.14 Points of Difference between Resets	Table 4.14	Points	of Difference	between Resets
--	------------	--------	---------------	----------------

ltem		RX62T	RX24T and RX24U
Types of resets	RES# pin reset	Voltage input to the RES# pin is driven low.	Voltage input to the RES# pin is driven low.
	Power-on reset	VCC rises or falls (voltage detection: VPOR).	VCC rises (voltage detection: VPOR).
	Voltage monitoring reset	VCC falls (voltage detection: Vdet1 and Vdet2).	VCC falls (voltage detection: Vdet0, Vdet1, and Vdet2).
	Deep software standby reset	Deep software standby mode is canceled by an interrupt.	Not available
	Independent watchdog timer reset	The independent watchdog timer underflows.	The independent watchdog timer underflows or refresh error.
	Watchdog timer reset	The watchdog timer overflows.	Not available
	Software reset	Not available	Register settings



Table 4.15	Points of Difference between I/O Registers Related to Resets	
------------	--	--

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
RSTSR0	_	Register not available	Reset status register 0
RSTSR1	_	Register not available	Reset status register 1
RSTSR2	_	Register not available	Reset status register 2
SWRR	_	Register not available	Software reset register
RSTSR		Reset status register	Register not available
RSTCSR		Reset control/status register	Register not available
IWDTSR	REFEF	Reserved	Refresh error flag



# 4.4.4 Voltage Detection Circuit

Table 4.16 lists the points of difference between the voltage detection circuits, and Table 4.17 lists the points of difference between the I/O registers related to the voltage detection circuits.

		RX62T		RX24T and RX24U		
ltem		Voltage Monitoring 1	Voltage Monitoring 2	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
VCC monitoring	Monitored voltage	Vdet1	Vdet2	Vdet0	Vdet1	Vdet2
	Detection target	Voltage falls lower than Vdet1.	Voltage falls lower than Vdet2.	Voltage falls lower than Vdet0.	Voltage rises or falls past Vdet1.	Voltage rises or falls past Vdet2.
	Detection voltage	Fixed	Fixed	Selectable from three levels using OFS1.VDSEL [1:0] bits.	Selectable from nine levels using LVDLVLR. LVD1LVL[3:0] bits.	Selectable from four levels using LVDLVLR. LVD2LVL[1:0] bits.
	Monitor flag	Not available	Not available	Not available	LVD1SR. LVD1MON flag: Monitors if higher or lower than Vdet1.	LVD2SR. LVD2MON flag: Monitors if higher or lower than Vdet2.
		Not available	Not available	-	LVD1SR. LVD1DET flag: Detects rise or fall past Vdet1.	LVD2SR. LVD2DET flag: Detects rise or fall past Vdet2.
Voltage detection processing	Reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset	Voltage monitoring 0 reset	Voltage monitoring 1 reset	Voltage monitoring 2 reset
		Reset when Vdet1 > VCC: CPU operation restarts a fixed period of time after VCC > Vdet1	Reset when Vdet2 > VCC: CPU operation restarts a fixed period of time after VCC > Vdet2	Reset when Vdet0 > VCC: CPU operation restarts a fixed period of time after VCC > Vdet0.	Reset when Vdet1 > VCC: Selectable between CPU operation restarts a fixed period of time after VCC > Vdet1 and CPU operation restarts a fixed period of time after Vdet1 > VCC.	Reset when Vdet2 > VCC: Selectable between CPU operation restarts a fixed period of time after VCC > Vdet2 and CPU operation restarts a fixed period of time after Vdet2 > VCC.

#### Table 4.16 Points of Difference between Voltage Detection Circuits



RX62T Group, RX24T Group, RX24U Group

		RX62T		RX24T and RX2	4U	
ltem		Voltage Monitoring 1	Voltage Monitoring 2	Voltage Monitoring 0	Voltage Monitoring 1	Voltage Monitoring 2
Voltage detection processing	Interrupt	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt	Not available	Voltage monitoring 1 interrupt	Voltage monitoring 2 interrupt
		Non- maskable interrupt	Non- maskable interrupt	-	Selectable between non- maskable interrupt and interrupt.	Selectable between non- maskable interrupt and interrupt.
		Interrupt request when Vdet1 > VCC	Interrupt request when Vdet2 > VCC	_	Interrupt request generated both when Vdet1 > VCC and when VCC > Vdet1, or one or the other.	Interrupt request generated both when Vdet2 > VCC and when VCC > Vdet2, or one or the other.

## Table 4.17 Points of Difference between I/O Registers Related to Voltage Detection Circuits

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
RSTSR		Reset status register	Register not available
LVDKEYR		Key code register for low-voltage detection control	Register not available
LVDCR		Low-voltage detection control register	Register not available
LVD1CR1		Register not available	Voltage monitoring 1 circuit control register 1
LVD1SR		Register not available	Voltage monitoring 1 circuit status register
LVD2CR1		Register not available	Voltage monitoring 2 circuit control register 1
LVD2SR		Register not available	Voltage monitoring 2 circuit status register
LVCMPCR		Register not available	Voltage monitoring circuit control register
LVDLVLR		Register not available	Voltage detection level select register
LVD1CR0		Register not available	Voltage monitoring 1 circuit control register 0
LVD2CR0		Register not available	Voltage monitoring 2 circuit control register 0



# 4.4.5 Clock Generation Circuit

Table 4.18 lists the points of difference between the clock generation circuits, and Table 4.19 lists the points of difference between the I/O registers related to the clock generation circuits.

ltem	RX62T	RX24T and RX24U
Uses	<ul> <li>Generates the system clock (ICLK) supplied to the CPU, DTC, MTU3, GPT, ROM, and RAM.</li> <li>Generates the peripheral module clocks (PCLK) supplied to the peripheral modules.</li> <li>Generates the on-chip oscillator clock (IWDTCLK) supplied to the IWDT.</li> </ul>	<ul> <li>Generates the system clock (ICLK) supplied to the CPU, DTC, ROM, and RAM.</li> <li>Generates the peripheral module clocks (PCLKA, PCLKB, and PCLKD) supplied to the peripheral modules.</li> <li>Generates the IWDT-dedicated clock (IWDTCLK) supplied to the IWDT.</li> <li>Generates the FlashIF clock (FCLK) supplied to the FlashIF.</li> <li>Generates the CAC clock (CACCLK) supplied to the CAC.</li> <li>Generates the CAN clock</li> </ul>
Operation		(CANMCLK) supplied to the RSCAN.
Operating frequencies	<ul> <li>ICLK: 8 MHz to 100 MHz</li> <li>PCLK: 8 MHz to 50 MHz</li> <li>(Common to all peripheral modules)</li> </ul>	<ul> <li>ICLK: 80 MHz (max.)</li> <li>PCLKA: 80 MHz (max.)</li> <li>PCLKB: 40 MHz (max.)</li> <li>PCLKD: 40 MHz (max.)</li> <li>FCLK: 1 MHz to 32 MHz (ROM)</li> <li>CANMCLK: 20 MHz (max.)</li> <li>CACCLK: Same frequency as each oscillator</li> </ul>
	IWDTCLK: 125 kHz	IWDTCLK: 15 kHz
Main clock oscillator	<ul> <li>Resonator frequency: 8 MHz to 12.5 MHz</li> <li>External clock input frequency: 8 MHz to 12.5 MHz</li> <li>Connectable resonator or additional circuit: Ceramic resonator, crystal resonator</li> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source is switched to an internally generated clock, and the MTU3 and GPT pins can be forcedly driven to high- impedance.</li> </ul>	<ul> <li>Resonator frequency: 1 MHz to 20 MHz</li> <li>External clock input frequency: 20 MHz (max.)</li> <li>Connectable resonator or additional circuit: Ceramic resonator, crystal resonator</li> <li>Connection pins: EXTAL, XTAL</li> <li>Oscillation stop detection function: When main clock oscillation stop is detected, the system clock source is switched to LOCO, and MTU3 and GPT pin output can be stopped.</li> </ul>

Table 4.18 Points of Difference between Clock Generation C	Circuits
--	----------

• Drive capacity switching function



Item	RX62T	RX24T and RX24U
PLL	<ul> <li>Input clock source: Main clock</li> </ul>	<ul> <li>Input clock source: Main clock Clock with frequency of HOCO (32 MHz) divided by 4</li> <li>Input division ratio: Selectable among 1, 2, and 4</li> </ul>
	<ul> <li>Input frequency: 8 MHz to 12.5 MHz</li> <li>Frequency multiplication ratio: 8</li> </ul>	<ul> <li>Input frequency: 4 MHz to 12.5 MHz</li> <li>Frequency multiplication ratio: Selectable from 4 to 15.5 (increments of 0.5)</li> </ul>
	<ul> <li>Oscillation frequency: 64 MHz to 100 MHz</li> </ul>	<ul> <li>Oscillation frequency: 40 MHz to 80 MHz</li> </ul>
High-speed on-chip oscillator (HOCO)	—	Oscillation frequency: 32 MHz, 64 MHz
Low-speed on-chip oscillator (LOCO)	_	Oscillation frequency: 4 MHz
IWDT-dedicated on-chip oscillator	Oscillation frequency: 125 kHz	Oscillation frequency: 15 kHz
Internal oscillator circuit used when main clock oscillator is stopped	Oscillation frequency of internal oscillator circuit when oscillation stop detected: 0.5 MHz to 7.0 MHz	Not available (LOCO is used when oscillation stop is detected.)



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
SCKCR	PCK[3:0]	Peripheral module clock select	Peripheral module clock B
	(RX62T)	bits	(PCLKB) select bits
	PCKB[3:0]		
	(RX24T and		
	RX24U)		
	PCKA[3:0]	Reserved	Peripheral module clock A (PCLKA) select bits
	PCKD[3:0]	Reserved	Peripheral module clock D (PCLKD) select bits
	FCK[3:0]	Reserved	FlashIF clock (FCLK) select bits
SCKCR3		Register not available	System clock control register 3
PLLCR		Register not available	PLL control register
PLLCR2	_	Register not available	PLL control register 2
MOSCCR		Register not available	Main clock oscillator control register
LOCOCR		Register not available	Low-speed on-chip oscillator control register
ILOCOCR		Register not available	IWDT-dedicated on-chip oscillator control register
HOCOCR		Register not available	High-speed on-chip oscillator control register
HOCOCR2		Register not available	High-speed on-chip oscillator control register 2
HOCOWTCR	—	Register not available	High-speed on-chip oscillator wait control register
OSCOVFSR		Register not available	Oscillation stabilization flag register
OSTDCR	OSTDIE	Reserved	Oscillation stop detection interrupt enable bit
	OSTDF	Oscillation stop detection flag	Reserved
	OSTDE	Oscillation stop detection function enable bit	Oscillation stop detection function enable bit
		Value after a reset differs.	
	KEY[7:0]	OSTDCR key code	Not available (as register is one byte in size)
OSTDSR		Register not available	Oscillation stop detection status register
MOSCWTCR	_	Register not available	Main clock oscillator wait control register
MOFCR		Register not available	Main clock oscillator forced oscillation control register
MEMWAIT		Register not available	Memory wait cycle setting register



## 4.4.6 Low Power Consumption

Table 4.20 lists the points of difference between the low power consumption functions, and Table 4.21 lists the points of difference between the I/O registers related to the low power consumption functions.

ltem	RX62T	RX24T and RX24U
Reducing power consumption by switching clock signals	<ul> <li>Ability to set division ratio separately</li> <li>System clock (ICLK)</li> <li>Peripheral module clock (PCLK)</li> </ul>	<ul> <li>Ability to set division ratio separately</li> <li>System clock (ICLK)</li> <li>High-speed peripheral module clock (PCLKA)</li> <li>Peripheral module clock (PCLKB)</li> <li>S12AD clock (PCLKD)</li> <li>FlashIF clock (FCLK)</li> </ul>
Low power consumption modes	Sleep mode All-module clock stop mode Software standby mode Deep software standby mode	Sleep mode Software standby mode Deep sleep mode
Function for lower operating power consumption	Not available	<ul><li>Two operating power control modes</li><li>High-speed operating mode</li><li>Middle-speed operating mode</li></ul>



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
SBYCR	STS[4:0]	Standby timer select bits	Reserved
		Value after a reset differs.	
MSTPCRA	MSTPA2	Reserved	8-bit timer 7 and 6 (unit 3) module stop bit
	MSTPA3	Reserved	8-bit timer 5 and 4 (unit 2) module stop bit
	MSTPA4	Reserved	8-bit timer 3 and 2 (unit 1) module stop bit
	MSTPA5	Reserved	8-bit timer 1 and 0 (unit 0) module stop bit
	MSTPA16	12-bit A/D converter (unit 1) module stop bit	12-bit A/D converter 1 module stop bit
	MSTPA17	12-bit A/D converter (unit 0) module stop bit	12-bit A/D converter module stop bit
	MSTPA19	Reserved	8-bit D/A converter module stop bit
	MSTPA23	10-bit A/D converter module stop bit	12-bit A/D converter 2 module stop bit
	MSTPA24	12-bit A/D converter control section module stop bit	Reserved
	ACSE	All-module clock stop mode enable bit	Reserved
MSTPCRB	MSTPB0	CAN module stop bit	RSCAN module stop bit
	MSTPB6	Reserved	DOC module stop bit
	MSTPB7	LIN module stop bit	Reserved
	MSTPB10	Reserved	Comparator C module stop bit
	MSTPB17	Serial peripheral interface module stop bit	Serial peripheral interface 0 module stop bit
	MSTPB21	I <sup>2</sup> C bus interface module stop bit	I <sup>2</sup> C bus interface 0 module stop bit
	MSTPB25	Reserved	Serial communication interface 6 module stop bit
	MSTPB26	Reserved	Serial communication interface 5 module stop bit
	MSTPB29	Serial communication interface 2 module stop bit	Reserved
	MSTPB31	Serial communication interface 0 module stop bit	Reserved

 Table 4.21
 Points of Difference between I/O Registers Related to Low Power Consumption

 Functions
 Functions



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
MSTPCRC	MSTPC19	Reserved	Clock frequency accuracy measurement circuit module
	MSTPC24	Reserved	stop bit (RX24U only) Serial communication interface
	MSTPC26	Reserved	11 module stop bit (RX24U only) Serial communication interface 9 module stop bit
	MSTPC27	Reserved	(RX24U only) Serial communication interface 8 module stop bit
	DSLPE	Reserved	Deep sleep mode enable bit
DPSBYCR		Deep standby control register	Register not available
DPSWCR		Deep standby wait control register	Register not available
DPSIER		Deep standby interrupt enable register	Register not available
DPSIFR	—	Deep standby interrupt flag register	Register not available
DPSIEGR	—	Deep standby interrupt edge register	Register not available
RSTSR	_	Reset status register	Register not available
DPSBKRy (y=0 to 31)		Deep standby backup register	Register not available
OPCCR		Register not available	Operating power control register



## 4.4.7 Interrupt Controller

Table 4.22 the points of difference between the interrupt controllers, and Table 4.23 lists the points of difference between the I/O registers related to the interrupt controllers.

ltem		RX62T	RX24T and RX24U
Interrupt	Peripheral function interrupts	<ul> <li>Interrupts from peripheral modules</li> <li>Sources: 101</li> <li>Interrupt detection: Edge detection/level detection</li> <li>Edge detection or level detection is fixed for each source of the connected peripheral modules.</li> </ul>	<ul> <li>Interrupts from peripheral modules</li> <li>Sources: 163 (RX24T), 175 (RX24U)</li> <li>Interrupt detection: Edge detection/level detection</li> <li>Edge detection or level detection is fixed for each source of the connected peripheral modules.</li> </ul>
	External pin interrupts	<ul> <li>Interrupts from pins IRQ0 to IRQ7</li> <li>Sources: 8</li> <li>Interrupt detection: One detection method among low level, falling edge, rising edge, and rising and falling edges can be set for each source.</li> </ul>	<ul> <li>Interrupts from pins IRQ0 to IRQ7</li> <li>Sources: 8</li> <li>Interrupt detection: One detection method among low level, falling edge, rising edge, and rising and falling edges can be set for each source.</li> <li>Digital filter function: Supported</li> </ul>
	DTC control	DTC activation sources: 87 (78 peripheral function interrupts + 8 external pin interrupts + 1 software interrupt)	DTC activation sources: 118 (RX24T), 124 (RX24U) (109 (RX24T) or 115 (RX24U) peripheral function interrupts + 8 external pin interrupts + 1 software interrupt)
Non- maskable interrupts	NMI pin interrupt	<ul> <li>Interrupt from the NMI pin</li> <li>Interrupt detection: Falling edge/rising edge</li> </ul>	<ul> <li>Interrupt from the NMI pin</li> <li>Interrupt detection: Falling edge/rising edge</li> <li>Digital filter function: Supported</li> </ul>
	IWDT underflow/ refresh error	Not available	Interrupt at an underflow of the down counter or at the occurrence of a refresh error
Return fror consumptio	n low power on modes	<ul> <li>Sleep mode: Return is initiated by non-maskable interrupts or any other interrupt source.</li> </ul>	<ul> <li>Sleep mode: Return is initiated by non-maskable interrupts or any other interrupt source.</li> <li>Deep sleep mode: Return is initiated by non-maskable interrupts or any other interrupt source.</li> </ul>
		<ul> <li>All-module clock stop mode: Return is initiated by non- maskable interrupts, IRQ0 to IRQ7 interrupts, or WDT interrupts</li> <li>Software standby mode: Return is initiated by non- maskable interrupts or IRQ0 to</li> </ul>	<ul> <li>Software standby mode: Return is initiated by non- maskable interrupts or IRQ0 to</li> </ul>

### Table 4.22 Points of Difference between Interrupt Controllers



**IRQ7** interrupts

**IRQ7** interrupts

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
IRQFLTE0		Register not available	IRQ pin digital filter enable register 0
IRQFLTC0	—	Register not available	IRQ pin digital filter setting register 0
NMISR	LVDST	Voltage monitoring interrupt status flag (b1)	Not available
	OSTST	Oscillation stop detection interrupt status flag (b2)	Oscillation stop detection interrupt status flag (b1)
	IWDTST	Reserved	IWDT underflow/refresh error status flag
	LVD1ST	Reserved	Voltage monitoring 1 interrupt status flag
	LVD2ST	Reserved	Voltage monitoring 2 interrupt status flag
NMIER	LVDEN	Voltage monitoring interrupt enable bit (b1)	Not available
	OSTEN	Oscillation stop detection interrupt enable bit (b2)	Oscillation stop detection interrupt enable bit ( <mark>b1</mark> )
	IWDTEN	Reserved	IWDT underflow/refresh error enable bit
	LVD1EN	Reserved	Voltage monitoring 1 interrupt enable bit
	LVD2EN	Reserved	Voltage monitoring 2 interrupt enable bit
NMICLR	OSTCLR	OST clear bit (b2)	OST clear bit ( <mark>b1</mark> )
	IWDTCLR	Reserved	IWDT clear bit
	LVD1CLR	Reserved	LVD1 clear bit
	LVD2CLR	Reserved	LVD2 clear bit
NMIFLTE		Register not available	NMI digital filter enable register
NMIFLTC		Register not available	NMI digital filter setting register

Table 4.23 Points of Difference between I/O Registers Related to Interrupt Controllers



Headings in Table 4.24 indicate as follows.

- Vector No.: Vector number for the interrupt
- RX62T/RX24T/RX24U: Applies to RX62T Group, RX24T Group, or RX24U Group, as indicated.
- Source of interrupt request generation: Name of the source for generation of the interrupt request
- Name: Name of the interrupt
- Interrupt detection: "Edge" or "level" as the method for detection of the interrupt
- CPU interrupt: "O" in this column indicates that the source can be used for the CPU interrupt.
- DTC activation: "O" in this column indicates that the source can be used for DTC activation.
- sstb return: "O" in this column indicates that the source can be used for return from software-standby mode.
- sacs return: "O" in this column indicates that the source can be used for return from all-module clock stop mode.
- IER: IER register and bit corresponding to the vector number
- IPR: IPR register corresponding to the interrupt source
- DTCER: DTCER register corresponding to the DTC activation source

#### Table 4.24 Points of differences between Interrupt Vector Tables

Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR		DTCER
0	RX62T –	_	Reserved		×	×	×	×				
	RX24T		Unconditional									
	RX24U		trap only									
1	RX62T –		Reserved		×	×	×	×			_	
	RX24T		Unconditional									
	RX24U		trap only									
2	RX62T –		Reserved		×	×	х	×			—	
	RX24T		Unconditional									
	RX24U		trap only									
3	RX62T _		Reserved		×	×	×	×			—	
	RX24T		Unconditional									
	RX24U		trap only									
4	RX62T _	_	Reserved		×	×	×	×			—	
	RX24T		Unconditional									
	RX24U		trap only									
5	RX62T _	_	Reserved		×	×	×	×				
	RX24T		Unconditional									
	RX24U		trap only									
6	RX62T _		Reserved		×	×	×	×			—	
	RX24T		Unconditional									
	RX24U		trap only									
7	RX62T –		Reserved		×	×	х	×			—	
	RX24T		Unconditional									
	RX24U		trap only						 	 		
8	RX62T –		Reserved		×	×	х	×				
	RX24T		Unconditional									
	RX24U		trap only									
	-											



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR		DTCER
9	RX62T		Reserved	_	×	×	×	×			—	
	RX24T		Unconditional trap only									
10	RX24U RX62T											
10	RX24T	_	Reserved Unconditional		х	×	×	×		_		
	RX241		trap only									
11	RX62T		Reserved		×	×	×	×				
11	RX24T		Unconditional		х	X	×	×		—		
	RX241		trap only									
12	RX62T		Reserved		х	×	×	×				
12	RX24T	_	Unconditional	_	^	^	^	^				
	RX24U		trap only									
13	RX62T		Reserved		×	×	×	×				
	RX24T	_	Unconditional									
	RX24U		trap only									
14	RX62T		Reserved		×	×	×	×				
	RX24T	—	Unconditional	_								
	RX24U		trap only									
15	RX62T		Reserved		×	×	×	×		_		
	RX24T	_	Unconditional	_								
	RX24U		trap only									
21	RX62T	FCUIF	FIFERR	Level	0	×	×	×	IER02.IEN5	IPR01		
	RX24T		Reserved		×	_				_		
	RX24U											
32	RX62T		Reserved		×	×	×	×		_		
	RX24T	CAC	FERRF	Level	0				IER04.IEN0	IPR032		
	RX24U											
33	RX62T		Reserved		×	×	×	×		_		
	RX24T	CAC	MENDF	Level	0				IER04.IEN1	IPR033		
	RX24U											
34	RX62T		Reserved		×	_×	×	×				
	RX24T	CAC	OVFF	Level	0				IER04.IEN2	IPR034		
	RX24U											
40	RX62T		Reserved		×	_×	×	×			_	
	RX24T	GPT	ETGIN	Edge	0				IER05.IEN0	IPR040		
4.4	RX24U		Decemical									
41	RX62T		Reserved		×	_×	×	×			_	
	RX24T RX24U	GPT	ETGIP	Edge	0				IER05.IEN1	IPR041		
44	RX62T	RSPI0	SPEI0	Level	$\bigcirc$	×	×	×	IER05.IEN4	IPR14		
	RX24T				$\bigcirc$	^	^	^		IPR044		
	RX241									11 11044		
	11/1240											



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
45	RX62T RX24T RX24U	_RSPI0	SPRI0	Edge	0	0	×	×	IER05.IEN5	IPR14 IPR044	DTCER045
46	RX62T RX24T RX24U	RSPI0	SPTI0	Edge	0	0	×	×	IER05.IEN6	IPR14 IPR044	DTCER046
47	RX62T RX24T RX24U	RSPI0	SPII0	Level	0	×	×	×	IER05.IEN7	IPR14 IPR044	
48	RX62T RX24T RX24U	 GPT0	Reserved GTCIA0	 Edge	× O	× O	_×	×	IER06.IEN0	IPR048	DTCER048
49	RX62T RX24T RX24U	 GPT0	Reserved GTCIB0	 Edge	× O	× O	×	×	IER06.IEN1	 IPR049	DTCER049
50	RX62T RX24T RX24U	 GPT0	Reserved GTCIC0	 Edge	× O	× O	×	×	IER06.IEN2	IPR050	DTCER050
51	RX62T RX24T RX24U	 GPT0	Reserved GTCID0	 Edge	× O	×	_×	×	— IER06.IEN3	IPR051	 DTCER051
52	RX62T RX24T RX24U	 GPT0	Reserved GDTE0	 Edge	×	×	×	×	ER06.IEN4	IPR052	
53	RX62T RX24T RX24U	— GPT0	Reserved GTCIE0	 Edge	×	×	_×	×	IER06.IEN5	— IPR053	DTCER053
54	RX62T RX24T RX24U	— GPT0	Reserved GTCIF0	 Edge	×	×	_×	×	IER06.IEN6	IPR054	 DTCER054
55	RX62T RX24T RX24U	— GPT0	Reserved GTCIV0	 Edge	× O	×	_×	×	ER06.IEN7	IPR055	 DTCER055
56	RX62T RX24T RX24U	CAN0 GPT0	ERS0 GTCIU0	_Edge	0	× O	_×	×	IER07.IEN0	IPR18 IPR056	DTCER056
57	RX62T RX24T RX24U	CAN0 DOC	RXF0 DOPCF	Edge Level	0	×	×	×	IER07.IEN1	IPR18 IPR057	
58	RX62T RX24T RX24U	CAN0	TXF0 Reserved	Edge —	O ×	×	×	×	IER07.IEN2	IPR18	

Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
59	RX62T RX24T	CAN0 RSCAN	RXM0 COMFRXINT	Edge	0	×	×	×	IER07.IEN3	IPR18 IPR059	DTCER059
	RX241	ROCAN	COMPRAINT			U				IF K039	DICER039
60	RX62T	CAN0	TXM0	Edge	0	Х	×	×	IER07.IEN4	IPR18	
	RX24T	RSCAN	RXFINT	Level						IPR060	
	RX24U										
61	RX62T		Reserved		×	×	×	×			
	RX24T	RSCAN	TXINT	Level	0				IER07.IEN5	IPR061	
00	RX24U		Descend								
62	RX62T		Reserved		×	_×	×	×			
	RX24T RX24U	RSCAN	CHERRINT	Level	0				IER07.IEN6	IPR062	
63	RX62T		Reserved		×	×	×	×			
00	RX24T	RSCAN	GLERRINT	Level	Ô	_^	^	~	IER07.IEN7	IPR063	
	RX24U		OLEIGUN	Lovoi	Ŭ					11110000	
64	RX62T	External pin	IRQ0	Edge/	0	0	0	0	IER08.IEN0	IPR20	DTCER064
	RX24T	ICU	_ `	Level				×	_	IPR064	
	RX24U										
65	RX62T	External pin	IRQ1	Edge/	0	0	0	0	IER08.IEN1	IPR21	DTCER065
	RX24T	ICU		Level				×		IPR065	
	RX24U										
66	RX62T	External pin	IRQ2	Edge/	0	0	0	0	IER08.IEN2	IPR22	DTCER066
	RX24T	ICU		Level				×		IPR066	
07	RX24U	E. tama daria	1000	<b>F</b> d a a (		<u> </u>		<u> </u>			DTOED007
67	RX62T RX24T	External pin ICU	_IRQ3	Edge/ Level	0	0	0	0	IER08.IEN3	IPR23	DTCER067
	RX241			Levei				×		IPR067	
68	RX62T	External pin		Edge/	$\bigcirc$	0	0	0	IER08.IEN4	IPR24	DTCER068
00	RX24T	ICU		Level	$\bigcirc$	$\bigcirc$	$\bigcirc$	×		IPR068	
	RX24U	100									
69	RX62T	External pin	IRQ5	Edge/	0	0	0	0	IER08.IEN5	IPR25	DTCER069
	RX24T	ICU	-	Level				×	_	IPR069	
	RX24U										
70	RX62T	External pin	IRQ6	Edge/	0	0	0	0	IER08.IEN6	IPR26	DTCER070
	RX24T	ICU		Level				×		IPR070	
	RX24U										
71	RX62T	External pin	IRQ7	Edge/	0	0	0	0	IER08.IEN7	IPR27	DTCER071
	RX24T	ICU		Level				×		IPR071	
00	RX24U		Decembral								
88	RX62T		Reserved		×	_×	×	_×			
	RX24T RX24U	LVD	LVD1	Edge	0		U		IER0B.IEN0	IPR088	
	MA24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
89	RX62T		Reserved		×	×	×	×			
	RX24T RX24U	LVD	LVD2	Edge	0		0		IER0B.IEN1	IPR089	
96	RX62T	WDT	WOVI	Edge	0	×	×	0	IER0C.IEN0	IPR40	
00	RX24T		Reserved		×	_^	~	×			
	RX24U				~			~			
98	RX62T	AD0	ADI0	Edge	0	0	×	×	IER0C.IEN2	IPR44	DTCER098
	RX24T	GPT1	GTCIA1	~						IPR098	_
	RX24U										
99	RX62T		Reserved		×	×	×	×			
	RX24T	GPT1	GTCIB1	Edge	0	0			IER0C.IEN3	IPR099	DTCER099
	RX24U										
100	RX62T		Reserved		×	×	×	×			
	RX24T	GPT1	GTCIC1	Edge	0	0			IER0C.IEN4	IPR100	DTCER100
	RX24U										
101	RX62T		Reserved		×	×	_×	×			
	RX24T	GPT1	GTCID1	Edge	0	0			IER0C.IEN5	IPR101	DTCER101
102	RX24U RX62T	S12AD0	S12ADI0	Edge	0	0	×	×	IER0C.IEN6	IPR48	DTCER102
102	RX24T	S12AD0	S12ADI0	Euge	$\bigcirc$	$\bigcirc$	X	X	IERUC.IENO	IPR102	
	RX241	UIZAD	012ADI							11 11 102	
103	RX62T	S12AD1	S12ADI1	Edge	0	0	×	×	IER0C.IEN7	IPR48	DTCER103
	RX24T	S12AD	GBADI		-	-				IPR103	
	RX24U										
104	RX62T		Reserved		×	×	×	×			
	RX24T	S12AD	GCADI	Edge	0	0			IER0D.IEN0	IPR104	DTCER104
	RX24U			-							
105	RX62T		Reserved		×	×	×	×			
	RX24T	S12AD1	S12ADI1	Edge	0	0			IER0D.IEN1	IPR105	DTCER105
	RX24U										
106	RX62T	Comparator		Edge	0	0	×	×	IER0D.IEN2	IPR49	DTCER106
	RX24T	S12AD1	GBADI1							IPR106	
107	RX24U		Deserved								
107			Reserved		×	×	_×	×			
	RX24T RX24U	S12AD1	GCADI1	Edge	0	0			IER0D.IEN3	IPR107	DTCER107
108	RX240 RX62T		Reserved		~	~	×	×			
100	RX24T	CMPC0	CMPC0	Edge	×	×	_^	^	IER0D.IEN4	 IPR108	DTCER108
	RX241 RX24U			Luye	$\cup$	$\smile$			ILINUD.IEIN4	11 1 1 1 0 0	DICLIVIUO
109	RX62T		Reserved		x	X	×	×			
	RX24T	CMPC1	CMPC1	Edge	0	0			IER0D.IEN5	IPR109	DTCER109
	RX24U			90	-	~					



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
110	RX62T RX24T	CMPC2	Reserved CMPC2		×	×	_×	×	IER0D.IEN6	 IPR110	DTCER110
	RX241 RX24U	CIVIFC2	CIVIFCZ	Edge	U	0			IERUD.IENO	IFRIIU	DICERIIO
111	RX62T		Reserved		×	×	×	×			
	RX24T	S12AD2	S12ADI2	Edge	0	0			IER0D.IEN7	IPR111	DTCER111
	RX24U										
112	RX62T		Reserved		×	×	_×	×	<u></u>		
	RX24T RX24U	S12AD2	GBADI2	Edge	0	0			IER0E.IEN0	IPR112	DTCER112
113	RX62T		Reserved		×	×	X	×			
110	RX24T	S12AD2	GCADI2	Edge	Ô	Ô	_^	~	IER0E.IEN1	IPR113	DTCER113
	RX24U			Ũ							
114	RX62T	MTU0	TGIA0	Edge	0	0	×	Х	IER0E.IEN2	IPR51	DTCER114
	RX24T									IPR114	
	RX24U									10054	
115	RX62T RX24T	MTU0	TGIB0	Edge	0	0	×	×	IER0E.IEN3	IPR51 IPR114	DTCER115
	RX241 RX24U									IPR I 14	
116	RX62T	MTU0	TGIC0	Edge	0	0	×	×	IER0E.IEN4	IPR51	DTCER116
	RX24T	-		Ũ						IPR114	—
	RX24U										
117	RX62T	MTU0	TGID0	Edge	0	0	×	×	IER0E.IEN5	IPR51	DTCER117
	RX24T									IPR114	
118	RX24U RX62T	MTU0	TCIV0	Edge	0	×	×	x	IER0E.IEN6	IPR52	
110	RX24T		10100	Luge	$\cup$	~	~	~		IPR118	_
	RX24U										
119	RX62T	MTU0	TGIE0	Edge	0	Х	×	Х	IER0E.IEN7	IPR52	
	RX24T									IPR118	
100	RX24U		TOID	Edaa					IER0F.IEN0		
120	RX62T RX24T	MTU0	TGIF0	Edge	U	×	×	×	IERUF.IENU	IPR52 IPR118	
	RX241 RX24U									11 1 1 1 10	
121		MTU1	TGIA1	Edge	0	0	×	×	IER0F.IEN1	IPR53	DTCER121
	RX24T	-		5						IPR121	_
	RX24U										
122		MTU1	TGIB1	Edge	0	0	х	×	IER0F.IEN2	IPR53	DTCER122
	RX24T									IPR121	
123	RX24U RX62T	MTU1	TCIV1	Edge	$\bigcirc$	×	×	×	IER0F.IEN3	IPR54	
120	RX24T			Luge	$\bigcirc$	^	^	^		IPR123	
	RX24U										
	RX24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	ER	R	DTCER
124		MTU1	TCIU1	Edge	0	×	×	×	IER0F.IEN4	IPR54 IPR123	
125		MTU2	TGIA2	Edge	0	0	×	×	IER0F.IEN5	IPR55 IPR125	DTCER125
126		MTU2	TGIB2	Edge	0	0	×	×	IER0F.IEN6	IPR55 IPR125	DTCER126
127		MTU2	TCIV2	Edge	0	×	×	×	IER0F.IEN7	IPR56 IPR127	
128		MTU2	TCIU2	Edge	0	×	×	×	IER10.IEN0	IPR56 IPR127	
129		MTU3	TGIA3	Edge	0	0	×	×	IER10.IEN1	IPR57 IPR129	DTCER129
130	RX62T RX24T RX24U	MTU3	TGIB3	Edge	0	0	×	×	IER10.IEN2	IPR57 IPR129	DTCER130
131	RX62T RX24T RX24U	MTU3	TGIC3	Edge	0	0	×	×	IER10.IEN3	IPR57 IPR129	DTCER131
132	RX62T RX24T RX24U	MTU3	TGID3	Edge	0	0	×	×	IER10.IEN4	IPR57 IPR129	DTCER132
133		MTU3	TCIV3	Edge	0	×	×	×	IER10.IEN5	IPR58 IPR133	
134	RX62T RX24T RX24U	MTU4	TGIA4	Edge	0	0	×	×	IER10.IEN6	IPR59 IPR134	DTCER134
135	RX62T RX24T RX24U	MTU4	TGIB4	Edge	0	0	×	×	IER10.IEN7	IPR59 IPR134	DTCER135
136		MTU4	TGIC4	Edge	0	0	×	×	IER11.IEN0	IPR59 IPR134	DTCER136
137		MTU4	TGID4	Edge	0	0	×	×	IER11.IEN1	IPR59 IPR134	_DTCER137



Vector No.	RX62T/ RX24T and RX24U Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	Ë	R	DTCER
<u>&gt;</u> 138	<u>ድድድ                                  </u>	TCIV4	<u>م ڪ</u> Edge	<u>ບ</u>	<b>D</b>	<u>ё</u> ×	3 ×	IER11.IEN2	IPR5A	DTCER138
100	RX24T RX24U	10104	Luge	$\bigcirc$	$\bigcirc$	^	~		IPR138	
139	RX62T MTU5	TGIU5	Edge	0	0	x	×	IER11.IEN3	IPR5B	DTCER139
100	RX24T	10100	Luge	$\bigcirc$	$\bigcirc$	^	^		IPR139	
	RX24U									
140	RX62T MTU5	TGIV5	Edge	0	0	×	×	IER11.IEN4	IPR5B	DTCER140
	RX24T		Ū						IPR139	_
	RX24U									
141	RX62T MTU5	TGIW5	Edge	0	0	×	×	IER11.IEN5	IPR5B	DTCER141
	RX24T								IPR139	
	RX24U								100.00	
142	RX62T MTU6	TGIA6	Edge	0	0	×	×	IER11.IEN6	IPR5C	DTCER142
	RX24T RX24U								IPR142	
143	RX62T MTU6	TGIB6	Edge	0	0	x	x	IER11.IEN7	IPR5C	DTCER143
140	RX24T	TOIDO	Luge	$\bigcirc$	$\bigcirc$	^	^		IPR142	
	RX24U								11 1 (172	
144	RX62T MTU6	TGIC6	Edge	0	0	×	×	IER12.IEN0	IPR5C	DTCER144
	RX24T		-						IPR142	
	RX24U									
145	RX62T MTU6	TGID6	Edge	0	$\bigcirc$	×	×	IER12.IEN1	IPR5C	DTCER145
	RX24T								IPR142	
4.40	RX24U	<b>TO</b> N (0							10050	
146	RX62T_MTU6 RX24T	TCIV6	Edge	0	×	×	×	IER12.IEN2	IPR5D	
	RX241 RX24U								IPR146	
149	RX62T MTU7	TGIA7	Edge	0	0	×	×	IER12.IEN5	IPR5E	DTCER149
	RX24T		3-	-					IPR149	
	RX24U									
150	RX62T MTU7	TGIB7	Edge	0	0	×	×	IER12.IEN6	IPR5E	DTCER150
	RX24T								IPR149	
	RX24U									
151	RX62T MTU7	TGIC7	Edge	0	0	×	×	IER12.IEN7	IPR5F	DTCER151
	RX24T								IPR151	
152	RX24U RX62T MTU7	TGID7	Edge	0	0	V	×	IER13.IEN0	IPR5F	DTCER152
192	RX021 MT07 RX24T	ושו	Euge	$\cup$	$\bigcirc$	×	×	IER IJ.IENU	IPR5F	
	RX24U								11 12131	
153	RX62T MTU7	TCIV7	Edge	0	0	×	Х	IER13.IEN1	IPR60	DTCER153
-	RX24T		0-						IPR153	
	RX24U									



	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
_	RX62T		Reserved		×	×	×	×			
	RX24T RX24U	MTU9	TGIA9	Edge	0	0			IER13.IEN7	IPR159	DTCER159
	RX62T		Reserved		~	~	~	~			
	RX24T	MTU9	TGIB9	Edge	×	×	_×	х	IER14.IEN0	 IPR159	DTCER160
	RX241	WI 09	IGID9	Euge	U	U			IER 14.IENU	IFR 159	DICERIO
161 F	RX62T		Reserved		×	×	×	×		_	
Ī	RX24T	MTU9	TGIC9	Edge	0	0			IER14.IEN1	IPR159	DTCER161
F	RX24U			-							
162 F	RX62T		Reserved		×	×	×	×	_		
F	RX24T	MTU9	TGID9	Edge	0	0	_		IER14.IEN2	IPR159	DTCER162
F	RX24U										
163 F	RX62T		Reserved		×	×	×	×			
	RX24T	MTU9	TCIV9	Edge	0				IER14.IEN3	IPR163	
	RX24U										
-	RX62T		Reserved		×	×	×	×			
	RX24T	MTU9	TGIE9	Edge	0				IER14.IEN4	IPR163	
	RX24U										
_	RX62T		Reserved		×	×	×	×			
	RX24T	MTU9	TGIF9	Edge	0				IER14.IEN5	IPR163	
	RX24U										
-	RX62T		Reserved		×	×	×	×			
	RX24T	POE	OEI1	Level	0				IER15.IEN0	IPR168	
	RX24U		Deserved								
_	RX62T		Reserved		×	_×	×	×			
	RX24T	POE	OEI2	Level	0				IER15.IEN1	IPR168	
	RX24U RX62T	POE	OEI1	Level	$\cap$	~	~	×	IER15.IEN2	IPR67	
-	RX24T		OEI3		$\bigcirc$	Х	х	X	IER IS.IEMZ	IPR168	<u> </u>
	RX241		OEIS							IFICIOO	
		POE	OEI2	Level	$\bigcirc$	×	×	X	IER15.IEN3	IPR67	
-	RX24T	- 02	OEI4		$\bigcirc$	~	~	~		IPR168	
	RX24U									1111100	
		POE	OEI3	Level	$\bigcirc$	×	×	X	IER15.IEN4	IPR67	
_	RX24T		OEI5		0					IPR168	
	RX24U		02.0								
	RX62T	POE	OEI4	Level	0	×	×	×	IER15.IEN5	IPR67	
-	RX24T	CMPC3	CMPC3	Edge	-	$\overline{\mathbf{O}}$	_			IPR173	DTCER173
	RX24U			- 3 - 2							
174 F	RX62T	GPT0	GTCIA0	Edge	0	0	×	×	IER15.IEN6	IPR68	DTCER174
Ī	RX24T	TMR0	CMIA0							IPR174	
	RX24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
175	RX62T	GPT0	GTCIB0	Edge	0	0	х	Х	IER15.IEN7	IPR68	DTCER175
	RX24T RX24U	TMR0	CMIB0							IPR174	
176	RX62T	GPT0	GTCIC0	Edge	0	0	×	×	IER16.IEN0	IPR68	DTCER176
	RX24T	TMR0	OVI0		0	×		~		IPR174	
	RX24U		0110								
177	RX62T	GPT0	GTCIE0	Edge	0	0	×	×	IER16.IEN1	IPR69	DTCER177
	RX24T	TMR1	CMIA1	_ 0						IPR177	
	RX24U										
178	RX62T	GPT0	GTCIV0	Edge	0	$\bigcirc$	×	×	IER16.IEN2	IPR69	DTCER178
	RX24T	TMR1	CMIB1							IPR177	
	RX24U					~					
179	RX62T	GPT0	LOCO1	Edge	0	0	_×	×	IER16.IEN3	IPR69	DTCER179
	RX24T RX24U	TMR1	OVI1			×				IPR177	
180	RX62T	GPT1	GTCIA1	Edge	0	0	x	×	IER16.IEN4	IPR6A	DTCER180
100	RX24T	TMR2	CMIA2	_Luge	$\bigcirc$	$\bigcirc$	^	^		IPR180	DICENTO
	RX24U		01111 (2								
181	RX62T	GPT1	GTCIB1	Edge	0	0	×	×	IER16.IEN5	IPR6A	DTCER181
	RX24T	TMR2	CMIB2	_ 0						IPR180	
	RX24U										
182	RX62T	GPT1	GTCIC1	Edge	0	0	×	×	IER16.IEN6	IPR6A	DTCER182
	RX24T	TMR2	OVI2			×				IPR180	—
	RX24U										
183	RX62T	GPT1	GTCIE1	Edge	0	0	×	×	IER16.IEN7	IPR6B	DTCER183
	RX24T	TMR3	CMIA3							IPR183	
101	RX24U RX62T	GPT1	GTCIV1	Edge	0	0			IER17.IEN00		DTCER184
104	RX24T	TMR3	CMIB3	_Euge	$\bigcirc$	0	×	×	IER IT.IEN00	IPR183	DICERIO
	RX241	TIMIXO	CIVILDO							1111105	
185	RX62T		Reserved		×	×	×	×			
	RX24T	TMR3	OVI3	Edge		_			IER17.IEN1	IPR183	
	RX24U			Ũ							
186	RX62T	GPT2	GTCIA2	Edge	0	0	×	×	IER17.IEN2	IPR6C	DTCER186
	RX24T	TMR4	CMIA4							IPR186	
	RX24U										
187	RX62T	GPT2	GTCIB2	Edge	0	0	×	×	IER17.IEN3	IPR6C	DTCER187
	RX24T	TMR4	CMIB4							IPR186	
400	RX24U	0070	070100	F-1.		<u> </u>					DTOED400
188	RX62T	GPT2	GTCIC2	_Edge	0	0	_×	×	IER17.IEN4	IPR6C	DTCER188
	RX24T RX24U	TMR4	OVI4			X				IPR186	
	RA24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
189	RX62T	GPT2	GTCIE2	Edge	0	0	х	×	IER17.IEN5	IPR6D	DTCER189
	RX24T RX24U	TMR5	CMIA5							IPR189	
190	RX62T	GPT2	GTCIV2	Edge	0	0	×	×	IER17.IEN6	IPR6D	DTCER190
	RX24T	TMR5	CMIB5							IPR189	—
	RX24U										
191	RX62T		Reserved		×	×	×	×			
	RX24T	TMR5	OVI5	Edge	0				IER17.IEN7	IPR189	
400	RX24U	0070			<u> </u>	<u> </u>				10005	
192	RX62T	GPT3	GTCIA3	Edge	0	0	×	×	IER18.IEN0	IPR6E	DTCER192
	RX24T RX24U	TMR6	CMIA6							IPR192	
193	RX240 RX62T	GPT3	GTCIB3	Edge	0	0	×	×	IER18.IEN1	IPR6E	DTCER193
190	RX24T	TMR6	CMIB6	Luge	$\bigcirc$	$\bigcirc$	~	~		IPR192	
	RX24U		CIVILDO							11 11 132	
194	RX62T	GPT3	GTCIC3	Edge	0	0	×	×	IER18.IEN2	IPR6E	DTCER194
	RX24T	TMR6	OVI6		-	×	_			IPR192	
	RX24U										
195	RX62T	GPT3	GTCIE3	Edge	0	0	×	×	IER18.IEN3	IPR6F	DTCER195
	RX24T	TMR7	CMIA7							IPR195	
	RX24U										
196	RX62T	GPT3	GTCIV3	Edge	$\bigcirc$	$\bigcirc$	×	×	IER18.IEN4	IPR6F	DTCER196
	RX24T	TMR7	CMIB7							IPR195	
	RX24U										
197	RX62T		Reserved		×	_×	×	×			
	RX24T	TMR7	OVI7	Edge	0				IER18.IEN5	IPR195	
202	RX24U RX62T		Reserved		×	~	×	×			
202	RX24T	GPT1	GDTE1	Edge		_×	^	^	IER19.IEN2	IPR202	
	RX24U	OI II	OBILI	Luge	Ŭ						
203	RX62T		Reserved		×	×	×	×			
	RX24T	GPT1	GTCIE1	Edge		0	_		IER19.IEN3	IPR203	DTCER203
	RX24U			-							
204	RX62T		Reserved		×	×	×	×			
	RX24T	GPT1	GTCIF1	Edge	0	0			IER19.IEN4	IPR204	DTCER204
	RX24U										
205	RX62T		Reserved		×	×	×	×			
	RX24T	GPT1	GTCIV1	Edge	0	0			IER19.IEN5	IPR205	DTCER205
200	RX24U		Decemical		• 4						<u> </u>
206	RX62T	CDT1	Reserved		×	×	_×	Х			DTCER206
	RX24T RX24U	GPT1	GTCIU1	Edge	U	U			IER19.IEN6	IPR206	DICER200
	RA24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
207	RX62T		Reserved		×	×	×	×			
	RX24T	GPT2	GTCIA2	Edge	0	0			IER19.IEN7	IPR207	DTCER207
208	RX24U RX62T		Reserved								
200	RX24T	GPT2	GTCIB2	Edgo	×	×	_×	×	IER1A.IEN0	 IPR208	DTCER208
	RX241	GFTZ	GTCIDZ	Edge	U	U			IER IA.IENU	IFR200	DICER200
209	RX62T		Reserved		×	×	X	×			
200	RX24T	GPT2	GTCIC2	Edge	Ô	Ô	_^	~	IER1A.IEN1	IPR209	DTCER209
	RX24U	01.12	010102	Lago	Ŭ	Ŭ					5102.1200
210	RX62T	_	Reserved		×	×	×	×			
	RX24T	GPT2	GTCID2	Edge	0	0	_		IER1A.IEN2	IPR210	DTCER210
	RX24U			-							
211	RX62T	_	Reserved		x	×	×	×			
	RX24T	GPT2	GDTE2	Edge	0				IER1A.IEN3	IPR211	
	RX24U										
212	RX62T		Reserved		×	×	×	×			
	RX24T	GPT2	GTCIE2	Edge	0	0			IER1A.IEN4	IPR212	DTCER212
	RX24U										
213	RX62T		Reserved		×	×	×	×			
	RX24T	GPT2	GTCIF2	Edge	0	0			IER1A.IEN5	IPR213	DTCER213
	RX24U										
214	RX62T	SCI0	ERI0	Level	_0	×	_×	×	IER1A.IEN6	IPR80	
	RX24T	GPT2	GTCIV2	Edge		0				IPR214	DTCER214
015	RX24U	0.010	DVIO	Edee	$\bigcirc$						
215	RX62T	SCI0	RXI0	Edge	0	0	×	×	IER1A.IEN7	IPR80	DTCER215
	RX24T RX24U	GPT2	GTCIU2							IPR215	
216	RX62T	SCI0	TXI0	Edge	$\bigcirc$	0	~	×	IER1B.IEN0	IPR80	DTCER216
210	RX24T	GPT3	GTCIA3	Luge	$\cup$	0	^	^	ILITID.ILINO	IPR216	
	RX24U	0110	OTOIAS							11 112 10	
217	RX62T	SCI0	TEI0	Level	0	×	×	×	IER1B.IEN1	IPR80	
	RX24T	GPT3	GTCIB3	Edge	_	$\overline{\mathbf{O}}$		~		IPR217	DTCER217
	RX24U			3-		Ĩ					
218	RX62T	SCI1	ERI1	Level	0	×	×	×	IER1B.IEN2	IPR81	
	RX24T	_								IPR218	
	RX24U										
219	RX62T	SCI1	RXI1	Edge	0	0	×	×	IER1B.IEN3	IPR81	DTCER219
	RX24T	_								IPR218	
	RX24U										
220	RX62T	SCI1	TXI1	Edge	0	0	Х	×	IER1B.IEN4		DTCER220
	RX24T									IPR218	
	RX24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection		DTC Activation	sstb Return	sacs Return	IER	PR	DTCER
221	RX62T RX24T	_SCI1	TEI1	Level	0	×	×	×	IER1B.IEN5	IPR81 IPR218	
222	RX24U RX62T	SCI2	ERI2	Level	0	×	×	×	IER1B.IEN6	IPR82	
	RX24T	SCI5	ERI5		0	~	~	~	ERIBIEN	IPR222	
	RX24U	0010	21110								
223	RX62T	SCI2	RXI2	Edge	0	0	×	×	IER1B.IEN7	IPR82	DTCER223
	RX24T	SCI5	RXI5							IPR222	
	RX24U										
224	RX62T	SCI2	TXI2	Edge	$\bigcirc$	$\bigcirc$	×	×	IER1C.IEN0	IPR82	DTCER224
	RX24T	SCI5	TXI5							IPR222	
	RX24U	0.010			<u> </u>					10000	
225	RX62T	SCI2	TEI2	Level	0	×	×	×	IER1C.IEN1	IPR82	
	RX24T RX24U	SCI5	TEI5							IPR222	
226	RX62T		Reserved		×	×	×	×			
220	RX24T	SCI6	ERI6	Level	Ô	_^	^	^	IER1C.IEN2	IPR226	
	RX24U	0010	LING	Lovoi	Ŭ					11 1 1 2 2 0	
227	RX62T		Reserved		X	×	×	×			
	RX24T	SCI6	RXI6	Edge	0	0	_		IER1C.IEN3	IPR226	DTCER227
	RX24U										
228	RX62T		Reserved		×	×	×	×		_	
	RX24T RX24U	SCI6	TXI6	Edge	0				IER1C.IEN4	IPR226	DTCER228
229	RX62T		Reserved		×	×	×	×		_	
	RX24T	SCI6	TEI6	Level	0	_			IER1C.IEN5	IPR226	
	RX24U										
238	RX62T		Reserved		×	×	×	×			
	RX24T	GPT3	GTCIC3	Edge	0	0			IER1D.IEN6	IPR238	DTCER238
239	RX24U RX62T		Reserved								
239	RX24T	GPT3	GTCID3	Edge	×	×	_×	X	IER1D.IEN7	IPR239	DTCER239
	RX24U		010100	Luge	Ŭ	Ŭ			IEI(ID.IEI)	1111200	DIOLIZOO
240	RX62T		Reserved		X	×	×	×		_	
	RX24T	GPT3	GDTE3	Edge		_			IER1E.IEN0	IPR240	
	RX24U			-							
241	RX62T		Reserved		×	×	×	×		_	
	RX24T	GPT3	GTCIE3	Edge	0	0			IER1E.IEN1	IPR241	DTCER241
	RX24U										
242	RX62T		Reserved		×	×	×	×			
	RX24T	GPT3	GTCIF3	Edge	0	0			IER1E.IEN2	IPR242	DTCER242
	RX24U										



Vector No.	RX62T/ RX24T and RX24U	Source of Interrupt Request Generation	Name	Interrupt Detection	CPU Interrupt	DTC Activation	sstb Return	sacs Return	IER	IPR	DTCER
243	RX62T	_	Reserved		×	×	×	×		_	
	RX24T	GPT3	GTCIV3	Edge	0	0			IER1E.IEN3	IPR243	DTCER243
	RX24U										
244	RX62T		Reserved		×	×	×	×			
	RX24T	GPT3	GTCIU3	Edge	0	0			IER1E.IEN4	IPR244	DTCER244
	RX24U	51100								10000	
246	RX62T	RIIC0		Level	0	×	×	×	IER1E.IEN6	IPR88	
	RX24T RX24U		EEI0							IPR246	
247	RX62T	RIIC0	ICRXI0	Edge	0	0	×	×	IER1E.IEN7	IPR89	DTCER247
271	RX24T		RXI0	_Luge	$\bigcirc$	$\bigcirc$	^	^		IPR247	
	RX24U		1000							11 1 1 2 7 1	
248	RX62T	RIIC0	ICTXI0	Edge	0	0	×	×	IER1F.IEN0	IPR8A	DTCER248
	RX24T		TXI0	_ 0						IPR248	
	RX24U										
249	RX62T	RIIC0	ICTEI0	Level	0	×	×	×	IER1F.IEN1	IPR8B	
	RX24T		TEI0							IPR249	
	RX24U										
250	RX62T		Reserved		×	×	×	×			
	RX24T					_					
0.5.4	RX24U	SCI11	ERI11	Level	0				IER1F.IEN2	IPR250	
251	RX62T RX24T	_	Reserved		×	×	×	×		—	
	RX241	SCI11	RXI11	Edge	0	0	_		IER1F.IEN3	IPR250	DTCER251
252	RX62T	3011	Reserved	Luye	×	×	×	×	IENTF.IENS	IF KZ50	DICERZJI
252	RX24T		Reserved		^	^	^	~			
	RX24U	SCI11	TXI11	Edge	0	0	_		IER1F.IEN4	IPR250	DTCER252
253	RX62T	_	Reserved		×	×	×	×	_	_	
	RX24T										
	RX24U	SCI11	TEI11	Level	0	_			IER1F.IEN5	IPR250	
254	RX62T	LIN0	LINO	Edge	0	×	×	×	IER1F.IEN6	IPR90	
	RX24T		Reserved		×	-					
	RX24U										



# 4.4.8 Buses

Table 4.25 lists the points of difference between the buses, and Table 4.26 lists the points of difference in between the I/O registers related to the buses.

ltem		RX62T	RX24T and RX24U
Internal peripheral buses	Internal peripheral bus 1	<ul> <li>Connected to peripheral modules (bus error monitoring section, interrupt controller, etc.)</li> <li>Operates in synchronization with the system clock (ICLK).</li> </ul>	<ul> <li>Connected to peripheral modules (DTC, bus error monitoring section, interrupt controller, etc.)</li> <li>Operates in synchronization with the system clock (ICLK).</li> </ul>
	Internal peripheral bus 2	<ul> <li>Connected to peripheral modules (WDT, CMT, CRC, SCI, etc.)</li> <li>Operates in synchronization with the peripheral module clock (PCLK).</li> </ul>	• Connected to peripheral modules (modules other than those connected to internal peripheral buses 1, 3, and 4).
	Internal peripheral bus 3		<ul> <li>Connected to peripheral modules (RSCAN and CMPC).</li> <li>Operates in synchronization with the peripheral module clock (PCLKB).</li> </ul>
	Internal peripheral bus 4	<ul> <li>Connected to peripheral modules (MTU3, GPT).</li> <li>Operates in synchronization with the system clock (ICLK).</li> </ul>	<ul> <li>Connected to peripheral modules (MTU3, GPT, and SCI11 (RX24U))</li> <li>Operates in synchronization with the peripheral module clock (PCLKA).</li> </ul>
	Internal peripheral bus 6	<ul> <li>Connected to the on-chip ROM (P/E) and data flash memory.</li> <li>Operates in synchronization with the peripheral module clock (PCLK).</li> </ul>	Connected to the flash control module and E2 DataFlash.

#### Table 4.25 Points of Difference between Buses

## Table 4.26 Points of Difference between I/O Registers Related to Buses

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
BEREN	TOEN	Reserved	Timeout detection enable bit
BERSR1	ТО	Reserved	Timeout bit
BUSPRI		Register not available	Bus priority control register



### 4.4.9 Memory-Protection Unit

Table 4.27 lists the points of difference between the I/O registers related to the memory-protection units.

<b>Register Symbol</b>	Bit Symbol	RX62T	RX24T and RX24U
MPESTS	IA (RX62T) IMPER (RX24T and RX24U)	Instruction memory-protection error generated bit	Instruction memory-protection error generated bit
	DA (RX62T) DMPER (RX24T and RX24U)	Data memory-protection error generated bit	Data memory-protection error generated bit

#### Table 4.27 Points of Difference between I/O Registers Related to the Memory-Protection Units

### 4.4.10 Data Transfer Controller

Table 4.28 lists the points of difference between the data transfer controllers and Table 4.29 lists the points of difference between the I/O registers related to the data transfer controllers.

Item	RX62T	RX24T and RX24U
Transfer modes	<ul> <li>Normal transfer mode A single activation leads to a single data transfer.</li> </ul>	<ul> <li>Normal transfer mode A single activation leads to a single data transfer.</li> </ul>
	<ul> <li>Repeat transfer mode         A single activation leads to a single data transfer.     </li> </ul>	<ul> <li>Repeat transfer mode A single activation leads to a single data transfer.</li> </ul>
	The transfer address is returned to the transfer start address after a number of data transfers corresponding to the repeat size.	The transfer address is returned to the transfer start address after a number of data transfers corresponding to the repeat size.
	The maximum repeat size is 256 data units.	The maximum repeat size is 256 data units.
	<ul> <li>Block transfer mode A single activation leads to the transfer of a single block.</li> </ul>	<ul> <li>Block transfer mode A single activation leads to the transfer of a single block.</li> </ul>
	The maximum block size is 255 data units.	The maximum block size is 256 data units.
Data transfer units	<ul> <li>1 data unit: 1 byte (8 bits), 1 word (16 bits), or 1 longword (32 bits)</li> <li>Number of data units per block: 1 to 255</li> </ul>	<ul> <li>1 data unit: 1 byte (8 bits), 1 word (16 bits), or 1 longword (32 bits)</li> <li>Number of data units per block: 1 to 256</li> </ul>

Table 4.28 Pc	oints of Difference	between Data 1	Transfer Controllers
---------------	---------------------	----------------	----------------------

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
DTCVBR		DTC vector base address (lower 12 bits)	DTC vector base address (lower 10 bits)
		DTC vector base address (upper 20 bits)	DTC vector base address (lower 22 bits)



# 4.4.11 I/O Ports

Table 4.30 lists the points of difference between the I/O ports and Table 4.31 lists the points of difference between the I/O registers related to the I/O ports.

ltem	Port Symbol	RX62T	RX24T	RX24U
Ports	PORT0	Not available	P00, P01, P02	
	PORT2	P20, P21, P22, P23, P24, —		P20, P21, P22
				P23, P24, P27
	PORT3	P30, P31, P32, P33	P30, P31, P32,	P33, P36, P37
	PORT5	P50, P51, P52, P53, P54, P55		—, —, P52,
				P53, P54, P55
Input pull-up	PORT0	Not available	P00 to P02	
function			Available	
	PORT1	P10, P11	P10, P11	
		Not available	Available	
	PORT2	P20 to P24, —	P20 to P24, —	P20 to P24,
		Not available	Available	P27
				Available
	PORT3	P30 to P33	P30 to P33, P36	6, P37
		Not available	Available	
	PORT4	P40 to P47	P40 to P47	
		Not available	Available	
	PORT5	P50, P51, P52 to P55	P50, P51,	,,
		Not available	P52 to P55	P52 to P55
			Available	Available
	PORT6	P60 to P65	P60 to P65	
		Not available	Available	
	PORT7	P70 to P76	P70 to P76	
		Not available	Available	
	PORT8	P80 to P82	P80 to P82	
		Not available	Available	
	PORT9	P90 to P96	P90 to P96	
		Not available	Available	
	PORTA	PA0 to PA5	PA0 to PA5	
		Not available	Available	
	PORTB	PB0 to PB7	PB0 to PB7	
	TORTE	Not available	Available	
	PORTD	PD0 to PD7	PD0 to PD7	
	TORTE	Not available	Available	
	PORTE	PE0, PE1, PE3 to PE5	PE0, PE1, PE3	to PE5
	TORTE	Not available	Available	
Open drain output	PORT0	Not available	P00 to P02	
			Available	
	PORT1	P10, P11	P10, P11	
		Not available	Available	
	PORT2		P20 to P24, —	D20 to D24
	FURIZ	P20 to P24, —	Available	P20 to P24, P27
		Not available	Available	Available
	PORT3	P30 to P33	P30 to P33, P36	
	FURIS	P30 to P33, —, —		, roi
		Not available	Available	

#### Table 4.30 Points of Difference between I/O Ports



Item	Port Symbol	RX62T	RX24T RX24U
Open drain output	PORT7	P70 to P76	P70 to P76
		Not available	Available
	PORT8	P80 to P82	P80 to P82
		Not available	Available
	PORT9	P90 to P96	P90 to P96
		Not available	Available
	PORTA	PA0 to PA5	PA0 to PA5
		Not available	Available
	PORTB	PB0 to PB7	PB0 to PB7
		Not available	Available
		However, open drain output is	
		available on PB1 for SCL only	
		and on PB2 for SDA only.	
		Available	
	PORTD	PD0 to PD7	PD0 to PD7
		Not available	Available
	PORTE	PE0, PE1, PE3 to PE5	PE0, PE1, PE3 to PE5
		Not available	Available
Drive Capacity Switching	PORT0	Not available	P00 to P02
			Available
	PORT1	P10, P11	P10, P11
		Not available	Available
	PORT2	P20 to P24, —	P20 to P24, — P20 to P24,
		Not available	Available P27
			Available
	PORT3	P30 to P33	P30 to P33
		Not available	Available
	PORT7	P70	P70
		Not available	Available
	PORT8	P80, P82	P80, P82
		Not available	Available
	PORT9	P96	P96
		Not available	Available
	PORTA	PA0 to PA5	PA0 to PA5
		Not available	Available
	PORTB	PB0, PB3, PB4, PB6, PB7	PB0, PB3, PB4, PB6, PB7
		Not available	Available
	PORTD	PD0 to PD2, PD4 to PD7	PD0 to PD2, PD4 to PD7
		Not available	Available
	PORTE	PE0, PE1, PE3 to PE5	PE0, PE1, PE3 to PE5
		Not available	Available
Large-current pins	PORT8	P81	P81
		Not available	Available
	PORTB	PB5	PB5
		Not available	Available
	PORTD	PD3	PD3
		Not available	Available
5 V tolerant	PORTB	PB1, PB2	PB1, PB2
		Not available	Available


Register Symbol	Bit Symbol	RX62T	RX24T and RX24U	
PDR		Register not available	Port direction register	
PODR		Register not available	Port output data register	
PIDR		Register not available	Port input register	
PMR		Register not available	Port mode register	
ODR0		Register not available	Open-drain control register 0	
ODR1		Register not available	Open-drain control register 1	
PCR		Register not available	Pull-up control register	
DSCR		Register not available	Drive capacity control register	
DDR		Data direction register	Register not available	
DR	—	Data register	Register not available	
PORT		Port register	Register not available	
ICR	—	Input buffer control register	Register not available	
PF8IRQ		Port function register 8	Register not available	
PFAADC	—	Port function register A	Register not available	
PFCMTU		Port function register C	Register not available	
PFDGPT	—	Port function register D	Register not available	
PFFSCI		Port function register F	Register not available	
PFGSPI		Port function register G	Register not available	
PFHSPI		Port function register H	Register not available	
PFJCAN		Port function register J	Register not available	
PFKLIN		Port function register K	Register not available	
PFMPOE		Port function register M	Register not available	
PFNPOE		Port function register N	Register not available	

Table 4.31 Points of Difference between I/O Registers Related to I/O Ports



#### 4.4.12 **Multi-Function Timer Pulse Unit 3**

Table 4.32 lists the points of difference between the multi-function timer pulse unit 3 modules, and Table 4.33 lists the points of difference between the I/O registers related to the multi-function timer pulse unit 3 modules.

Item	RX62T	RX24T and RX24U
Pulse input/output	Maximum 24	Maximum <mark>28</mark>
Count clocks	6 to 8 clocks for each channel (4 clocks for channel 5)	11 clocks for each channel (14 clocks for MTU0 and MTU9, 12 clocks for MTU2, 10 clocks for MTU5, and 4 clocks for MTU1 and MTU2 (LWA = 1))
Operating frequency	8 to 100 MHz	Up to 80 MHz
Operating frequency Available operations	<ul> <li>8 to 100 MHz</li> <li>[MTU0 to MTU4, MTU6, and MTU7]</li> <li>Waveform output on compare match</li> <li>Input capture function</li> <li>Counter-clearing operation</li> <li>Simultaneous writing to multiple timer counters (TCNT)</li> <li>Simultaneous clearing on compare match or input capture</li> <li>Simultaneous input and output to registers in synchronization with counter operations</li> <li>Up to 12-phase PWM output in combination with synchronous operation</li> <li>[MTU0, MTU3, MTU4, MTU6, and MTU7]</li> <li>Buffer operation specifiable</li> </ul>	<ul> <li>Up to 80 MHz</li> <li>[MTU0 to MTU4, MTU6, MTU7, and MTU9]</li> <li>Waveform output on compare match</li> <li>Input capture function (noise filter setting available)</li> <li>Counter-clearing operation</li> <li>Simultaneous writing to multiple timer counters (TCNT)</li> <li>Simultaneous clearing on compare match or input capture</li> <li>Simultaneous input and output to registers in synchronization with counter operations</li> <li>Up to 14-phase PWM output in combination with synchronous operation</li> <li>[MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9]</li> <li>Buffer operation specifiable</li> </ul>
	<ul> <li>[MTU1 and MTU2]</li> <li>Phase counting mode can be specified independently.</li> <li>Cascade connection operation available</li> </ul>	<ul> <li>[MTU1 and MTU2]</li> <li>Phase counting mode can be specified independently.</li> <li>Cascade connection operation available</li> <li>MTU1 and MTU2 interlocked operation in 32-bit phase counting mode is available (TMDR3.LWA = 1).</li> <li>[MTU6 and MTU7]</li> <li>An AC asynchronous motor (brushless DC motor) drive mode using interlocked operation with MTU9 in complementary PWM or reset PWM operation is available, selectable</li> </ul>
Interrupt sources	38	between two types of waveform output (chopping or level). 45



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
TCR2		Register not available	Timer control register 2
TMDR1	BFE	Buffer operation E bit	Buffer operation E bit
		0: MTU0.TGRE and	0: MTU0.TGRE and MTU9.TGRE,
		MTU0.TGRF operate	and MTU0.TGRF and
		normally.	TU9.TGRF operate normally.
		1: MTU0.TGRE and	1: MTU0.TGRE and MTU9.TGRE,
		MTU0.TGRF are used	and MTU0.TGRF and
		together for buffer operation.	TU9.TGRF are used together
T1000			for buffer operation.
TMDR2n		Register not available	Timer mode register 2
(n = A  or  B)			
TMDR3		Register not available	Timer mode register 3
TSR	TGFA	Input capture/output compare flag A	Reserved
	TGFB	Input capture/output compare	Reserved
		flag B	
	TGFC	Input capture/output compare flag C	Reserved
	TGFD	Input capture/output compare flag D	Reserved
	TCFV	Overflow flag	Reserved
	TCFU	Underflow flag	Reserved
TSR2		Timer status register 2	Register not available
TBTM	TTSE	Timing select E bit	Timing select E bit
		0: When compare match E	0: When compare match E occurs
		occurs in MTU0, data is	in MTU0 or MTU9, data is
		transferred from MTU0.TGRF	transferred from MTU0.TGRF to
		to MTU0.TGRE	MTU0.TGRE or MTU9.TGRF to MTU9.TGRE.
		1: When MTU0.TCNT is	1: When MTU0.TCNT or
		cleared, data is transferred	MTU9.TCNT is cleared, data is
		from MTU0.TGRF to	transferred from MTU0.TGRF to
		MTU0.TGRE.	MTU0.TGRE or MTU9.TGRF to
TONTIN		Desile for sea for sealing here	MTU9.TGRE.
TCNTLW		Register not available	Timer longword counter
TGRnLW		Register not available	Timer longword general register
(n = A  or  B)	0.070		0
TSTRA	CST9	Reserved	Counter start 9 bit
TSYRA	SYNC9	Reserved	Timer sync 9 bit
TCSYSTR	SCH9	Reserved	Synchronous start 9 bit
TGCRB		Register not available	Timer gate control register B
NFCRn	—	Register not available	Noise filter control register n
(n = 0  to  4, 6, 7, 9, 0)			
C)		Degister net evellet le	Noice filter centrel register 5
NFCR5		Register not available	Noise filter control register 5
TADSTRGR0	_	Register not available	A/D conversion start request select register 0
TADSTRGR1		Register not available	A/D conversion start request select register 1

 

 Table 4.33
 Points of Difference between I/O Registers Related to Multi-Function Timer Pulse Unit 3 Modules



# 4.4.13 Port Output Enable 3

Table 4.34 lists the points of difference between the port output enable 3 modules, and Table 4.35 lists the points of difference between the I/O registers related to the port output enable 3 modules.

Table 4.34	Points of Difference between Port Output Enable 3 Modules

Item	RX62T	RX24T and RX24U
Target pins to be placed in high-impedance state (RX24T and RX24U also selectable as general I/O)	<ul> <li>MTU output pins MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D)</li> <li>MTU3 pins (MTIOC3B, MTIOC3D)</li> <li>MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D)</li> <li>MTU6 pins (MTIOC6B, MTIOC6D)</li> <li>MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)</li> </ul>	<ul> <li>MTU output pins MTU0 pins (MTIOC0A, MTIOC0B, MTIOC0C, MTIOC0D)</li> <li>MTU3 pins (MTIOC3B, MTIOC3D)</li> <li>MTU4 pins (MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D)</li> <li>MTU6 pins (MTIOC6B, MTIOC6D)</li> <li>MTU7 pins (MTIOC7A, MTIOC7B, MTIOC7C, MTIOC7D)</li> <li>MTU9 pins (MTIOC9A, MTIOC9B, MTIOC9C, MTIOC9D)</li> </ul>
	<ul> <li>GPT output pins GPT0 pins (GTIOC0A, GTIOC0B)</li> <li>GPT1 pins (GTIOC1A, GTIOC1B)</li> <li>GPT2 pins (GTIOC2A, GTIOC2B)</li> <li>GPT3 pins (GTIOC3A, GTIOC3B)</li> </ul>	<ul> <li>GPT output pins GPT0 pins (GTIOC0A, GTIOC0B) GPT1 pins (GTIOC1A, GTIOC1B) GPT2 pins (GTIOC2A, GTIOC2B) GPT3 pins (GTIOC3A, GTIOC3B)</li> </ul>
Conditions for high- impedance state (RX24T and RX24U also selectable as general	<ul> <li>Change to input pin When input is received on POE0#, POE4#, POE8#, POE10#, or POE11#</li> </ul>	<ul> <li>Change to input pin When input is received on POE0#, POE4#, POE8#, POE10#, POE11#, or POE12#</li> </ul>
I/O)	<ul> <li>Shorting of output pins When a match (short circuit) occurs between the output signal levels (active level) over one or more cycles on the following combination of pins:         <ol> <li>MTIOC3B and MTIOC3D</li> <li>MTIOC4A and MTIOC4C</li> <li>MTIOC4B and MTIOC4D</li> <li>MTIOC6B and MTIOC6D</li> <li>MTIOC7A and MTIOC7C</li> <li>MTIOC7B and MTIOC7D</li> <li>GTIOC0A-A and GTIOC0B-A</li> <li>GTIOC2A-A and GTIOC2B-A</li> </ol> </li> <li>When a register setting is made</li> <li>When clock generation circuit oscillation stop is detected</li> <li>When comparator detection occurs in the comparator (S12ADA)</li> </ul>	<ul> <li>Shorting of output pins When a match (short circuit) occurs between the output signal levels (active level) over one or more cycles on the following combination of pins: <ol> <li>MTIOC3B and MTIOC3D</li> <li>MTIOC4A and MTIOC4C</li> <li>MTIOC4B and MTIOC4D</li> <li>MTIOC6B and MTIOC6D</li> <li>MTIOC7A and MTIOC7C</li> <li>MTIOC7B and MTIOC7D</li> <li>GTIOC7A and GTIOC0B</li> <li>GTIOC1A and GTIOC1B</li> <li>GTIOC2A and GTIOC2B</li> </ol> </li> <li>When a register setting is made</li> <li>When clock generation circuit oscillation stop is detected</li> <li>When comparator detection occurs in the comparator (CMPC)</li> </ul>



ltem	RX62T	RX24T and RX24U
Functions (Ability to select high- impedance state and general I/O ports on RX24T and RX24U)	<ul> <li>Each of the POE0#, POE4#, POE8#, POE10#, or POE11# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low-level sampling.</li> </ul>	<ul> <li>Each of the POE0#, POE4# POE8#, POE10#, POE11#, or POE12# input pins can be set for falling edge, PCLK/8 × 16, PCLK/16 × 16, or PCLK/128 × 16 low-level sampling.</li> </ul>
	<ul> <li>Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state by the POE0#, POE4#, POE8#, POE10#, or POE11# pin falling-edge or low- level sampling.</li> </ul>	<ul> <li>Each of the POE0#, POE4# POE8#, POE10#, POE11#, or POE12# input pins can be set for falling edge, or for low-level sampling, halting output on all pins subject to control.</li> </ul>
	<ul> <li>Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state when the oscillation-stop detection circuit in the clock pulse generator detects stopped oscillation.</li> </ul>	• Output can be stopped on all pins subject to control when clock generation circuit oscillation stop is detected.
	<ul> <li>Pins for the MTU complementary PWM output or the GPT large- current output pins can be placed in the high-impedance state when output levels of the MTU complementary PWM output pins or the GPT large-current output pins are compared and simultaneous active-level output continues for one cycle or more.</li> </ul>	• Output can be halted on the MTU complementary PWM output pins when simultaneous active-level output continues for 1 cycle or longer by comparing the output level of the MTU complementary PWM output pins or the GPT large-current output pins.
		• Output can be halted on the GPT output pins when simultaneous active-level output continues for 1 cycle or longer by comparing the output level of the GPT output pins (GPT0, GPT1, and GPT2).
	• Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state in response to comparator detection by the 12-bit A/D converter (S12ADA).	• Output on all pins subject to control can be stopped in response to comparator detection by the 12-bit A/D converter (S12ADA).
	• Pins for the MTU complementary PWM output, MTU0, and GPT pins can be placed in the high- impedance state by modifying settings in the POE3 registers.	By making settings to the POE3     register, output can be halted on all     pins subject to control.
	<ul> <li>Interrupts can be generated by input-level sampling or output-level comparison results.</li> </ul>	<ul> <li>Interrupts can be generated by input-level sampling or output-level comparison results.</li> </ul>



Register Symbol	Bit Symbol	RX62T	RX24T RX24U	
ICSR3	POE8E	POE8 high-impedance enable bit	POE8 output disable bit	
ICSR4	POE10E	POE10 high-impedance enable bit	POE10 output disable bit	
ICSR5	POE11E	POE11 high-impedance enable bit	POE11 output disable bit	
ICSR6		Register not available	Input level control/status register 6	
ICSR7		Register not available	Input level control/status register 7	
OCSR1	OCE1	Output short high-impedance enable 1 bit	Simultaneous conduction output disable 1 bit	
OCSR2	OCE2	Output short high-impedance enable 2 bit	Simultaneous conduction output disable 2 bit	
OCSR3	_	Register not available	Output level control/status register 3	
ALR1	OLSG0A	MTIOC3B/GTIOC0A-A active level setting bit	MTIOC3B/GTIOC0A (P71) pin active level setting bit	
	OLSG0B	MTIOC3D/GTIOC0B-A active level setting bit	MTIOC3D/GTIOC0B (P74) pin active level setting bit	
	OLSG1A	MTIOC4A/GTIOC1A-A active level setting bit	MTIOC4A/GTIOC1A (P72) pin active level setting bit	
	OLSG1B	MTIOC4C/GTIOC1B-A active level setting bit	MTIOC4C/GTIOC1B (P75) pin active level setting bit	
	OLSG2A	MTIOC4B/GTIOC2A-A active level setting bit	MTIOC4B/GTIOC2A (P73) pin active level setting bit	
	OLSG2B	MTIOC4D/GTIOC2B-A active level setting bit	MTIOC4D/GTIOC2B (P76) pin active level setting bit	
ALR2		Register not available	Active level register 2	
ALR3	_	Register not available	Active level register 3	
SPOER	MTUCH34HIZ	MTU3, MTU4 output high- impedance enable bit	MTU3, MTU4/GPT0 to GPT2 pin output disable bit	
	MTUCH67HIZ	MTU6, MTU7 output high- impedance enable bit	MTU6, MTU7 pin output disable bit	
	MTUCH0HIZ	MTU0 output high-impedance enable bit	MTU0 pin output disable bit	
	GPT01HIZ (RX62T) GPT02HIZ (RX24U)	GPT0, GPT1 output high- impedance enable bit	Reserved GPT0 to GPT2/MTU3, MTU4 pin output disable bit	
	GPT23HIZ (RX62T) GPT03HIZ (RX24T/RX24U)	GPT2, GPT3 output high- impedance enable bit	GPT0 to GPT3 pin output disable bit	
	мтисняніг	Reserved	MTU9 output disable bit	

 
 Table 4.35
 Points of Difference between I/O Registers Related to Multi-Function Timer Pulse Unit 3 Modules

Register Symbol	Bit Symbol	RX62T	RX24T	RX24U
POECR1	MTU0AZE	MTU CH0A high-impedance enable bit	MTIOC0A (PB impedance en	
	MTU0BZE	MTU CH0B high-impedance enable bit	MTIOC0B (PB impedance en	<b>/ I</b>
	MTU0CZE	MTU CH0C high-impedance enable bit	MTIOC0C pin enable bit	high-impedance
	MTU0DZE	MTU CH0D high-impedance enable bit	MTIOC0D pin enable bit	high-impedance
	MTU0A1ZE	Reserved	MTIOC0A (P3 impedance en	
	MTU0B1ZE	Reserved	MTIOC0B (P3 impedance en	0) pin high-
POECR2	MTU7BDZE	MTU CH7BD high-impedance enable bit		OC7D pin high-
	MTU7ACZE	MTU CH7AC high-impedance enable bit		OC7C pin high-
	MTU6BDZE	MTU CH6BD high-impedance enable bit		OC6D pin high-
	MTU4BDZE	MTU CH4BD high-impedance enable bit	MTIOC4B/MT	OC4D (P73/P76) lance enable bit
	MTU4ACZE	MTU CH4AC high-impedance enable bit	MTIOC4A/MTIOC4C (P72/P75) pin high-impedance enable bit	
	MTU3BDZE	MTU CH3BD high-impedance enable bit	MTIOC3B/MTIOC3D (P71/P74) pin high-impedance enable bit	
POECR3	GPT0ABZE (RX62T) GPT0AZE	GPT CH0AB high-impedance enable bit	Reserved	GTIOC0A (P12) pin high- impedance
	(RX24U)	Initial value after a reset differs.		enable bit
	GPT1ABZE (RX62T) GPT0BZE (RX24U)	GPT CH1AB high-impedance enable bit	Reserved	GTIOC0B (P15) pin high- impedance enable bit
	(10(210))	Initial value after a reset differs.		
	GPT1AZE	Reserved		GTIOC1A (P13) pin high- impedance enable bit
	GPT1BZE	Reserved		GTIOC1B (P16) pin high- impedance enable bit
	GPT2AZE	Reserved		GTIOC2A (P14) pin high- impedance enable bit
	GPT2BZE	Reserved		GTIOC2B (P17) pin high- impedance enable bit



Register Symbol	Bit Symbol	RX62T	RX24T RX24U
POECR3	GPT2ABZE	GPT CH2AB high-impedance	GTIOC0A (PD2) pin high-
	(RX62T)	enable bit	impedance enable bit
	GPT0A1ZE (RX24T/RX24U)	Initial value after a reset differs.	
	GPT3ABZE	GPT CH3AB high-impedance	GIOC0B (PD1) pin high-
	(RX62T)	enable bit	impedance enable bit
	GPT0B1ZE (RX24T/RX24U)	Initial value after a reset differs.	
	GPT1A1ZE	Reserved	GTIOC1A (PD0) pin high- impedance enable bit
	GPT1B1ZE	Reserved	GTIOC1B (PB7) pin high- impedance enable bit
	GPT2A1ZE	Reserved	GTIOC2A (PB6) pin high- impedance enable bit
	GPT2B1ZE	Reserved	GTIOC2B (PB5) pin high-
		Reserved	impedance enable bit
	GPT3A1ZE	Reserved	GTIOC3A high-impedance enable bit
	GPT3B1ZE	Reserved	GTIOC3B high-impedance enable bit
POECR4	CMADDMT34ZE	MTU CH34 high-impedance	MTU3, MTU4 output disabling
		CFLAG add bit	condition CFLAG add bit
	IC2ADDMT34ZE	MTU CH34 high-impedance POE4F add bit	MTU3, MTU4 output disabling condition POE4F add bit
	IC3ADDMT34ZE	MTU CH34 high-impedance POE8F add bit	MTU3, MTU4 output disabling condition POE8F add bit
	IC4ADDMT34ZE	MTU CH34 high-impedance POE10F add bit	MTU3, MTU4 output disabling condition POE10F add bit
	IC5ADDMT34ZE	MTU CH34 high-impedance POE11F add bit	MTU3, MTU4 output disabling condition POE11F add bit
	IC6ADDMT34ZE	Reserved	MTU3, MTU4 output disabling condition POE12F add bit
	CMADDMT67ZE	MTU CH67 high-impedance CFLAG add bit	MTU6, MTU7 output disabling condition CFLAG add bit
	IC1ADDMT67ZE	MTU CH67 high-impedance POE0F add bit	MTU6, MTU7 output disabling condition POE0F add bit
	IC3ADDMT67ZE	MTU CH67 high-impedance POE8F add bit	MTU6, MTU7 output disabling condition POE8F add bit
	IC4ADDMT67ZE	MTU CH67 high-impedance	MTU6, MTU7 output disabling
	IC5ADDMT67ZE	POE10F add bit MTU CH67 high-impedance	condition POE10F add bit MTU6, MTU7 output disabling
	IC6ADDMT67ZE	POE11F add bit Reserved	condition POE11F add bit MTU6, MTU7 output disabling
			condition POE12F add bit
POECR5	CMADDMT0ZE	MTU CH0 high-impedance CFLAG add bit	MTU0 output disabling condition CFLAG add bit
	IC1ADDMT0ZE	MTU CH0 high-impedance POE0F add bit	MTU0 output disabling POE0F add bit
	IC2ADDMT0ZE	MTU CH0 high-impedance POE4F add bit	MTU0 output disabling POE4F add bit
	IC4ADDMT0ZE	MTU CH0 high-impedance POE10F add bit	MTU0 output disabling POE10F add bit



Register Symbol	Bit Symbol	RX62T	RX24T	RX24U
POECR5	IC5ADDMT0ZE	MTU CH0 high-impedance POE11F add bit	MTU0 output o add bit	disabling POE11F
	IC6ADDMT0ZE	Reserved	MTU0 output o add bit	disabling POE12F
POECR6	CMADDGPT01ZE (RX62T) CMADDGPT02ZE (RX24U)	GPT CH01 high-impedance CFLAG add bit	Reserved	GPT0 to GPT2 output disabling condition CFLAG add bit
	IC1ADDGPT01ZE (RX62T) IC1ADDGPT02ZE (RX24U)	GPT CH01 high-impedance POE0F add bit	Reserved	GPT0 to GPT2 output disabling condition POE0F add bit
	IC2ADDGPT01ZE (RX62T) IC2ADDGPT02ZE (RX24U)	GPT CH01 high-impedance POE4F add bit	Reserved	GPT0 to GPT2 output disabling condition POE4F add bit
	IC3ADDGPT01ZE (RX62T) IC3ADDGPT02ZE (RX24U)	GPT CH01 high-impedance POE8F add bit	Reserved	GPT0 to GPT2 output disabling condition POE8F add bit
	IC5ADDGPT01ZE (RX62T) IC5ADDGPT02ZE (RX24U)	GPT CH01 high-impedance POE11F add bit	Reserved	GPT0 to GPT2 output disabling condition POE11F add bit
	IC6ADDGPT02ZE	Reserved		GPT0 to GPT2 output disabling condition POE12F add bit
	CMADDGPT23ZE (RX62T) CMADDGPT03ZE (RX24T/RX24U)	GPT CH23 high-impedance CFLAG add bit	GPT0 to GPT3 condition CFL	3 output disabling AG add bit
	IC1ADDGPT23ZE (RX62T) IC1ADDGPT03ZE (RX24T/RX24U)	GPT CH23 high-impedance POE0F add bit	GPT0 to GPT3 condition POE	3 output disabling OF add bit
	IC2ADDGPT23ZE (RX62T) IC2ADDGPT03ZE (RX24T/RX24U)	GPT CH23 high-impedance POE4F add bit	GPT0 to GPT3 condition POE	3 output disabling 4F add bit
	IC3ADDGPT23ZE (RX62T) IC3ADDGPT03ZE (RX24T/RX24U)	GPT CH23 high-impedance POE8F add bit	GPT0 to GPT3 output disabling condition POE8F add bit	

Register Symbol	Bit Symbol	RX62T	RX24T	RX24U
POECR6	IC4ADDGPT23ZE (RX62T) IC4ADDGPT03ZE (RX24T/RX24U)	GPT CH23 high-impedance POE10F add bit	GPT0 to GPT condition PO	3 output disabling E10F add bit
	IC6ADDGPT03ZE	Reserved	GPT0 to GPT condition PO	3 output disabling
POECR7	MTU9AZE	Register not available	MTIOC9A (Pl impedance el	
	MTU9BZE	-	MTIOC9B (Pl impedance el	E0) pin high-
	MTU9CZE	-	MTIOC9C (P impedance el	D6) pin high-
	MTU9DZE	-	MTIOC9D (P impedance er	E1) pin high-
	MTU9A1ZE	-	MTIOC9A (P2 impedance el	21) pin high-
	MTU9B1ZE	-	MTIOC9B (P impedance el	10) pin high-
	MTU9C1ZE	-	MTIOC9C (P: impedance el	20) pin high-
	MTU9D1ZE	-	MTIOC9D (P	02) pin high-
	MTU9A2ZE	-	Reserved	MTIOC9A (P26) pin high- impedance
	MTU9C2ZE	-	Reserved	enable bit MTIOC9C (P25) pin high- impedance enable bit
POECR8		Register not available	Port output er register 8	
PMMCR0		Register not available	Port mode mask control register	
PMMCR1		Register not available	Port mode ma	ask control register
PMMCR2	GPT0AME	Register not available	Reserved	GTIOC0A/MTI OC3B (P12) pin port mode mask enable bit
	GPT0BME	-	Reserved	GTIOC0B/MTI OC3D (P15) pin port mode mask enable bit
	GPT1AME	-	Reserved	GTIOC1A/MTI OC4A (P13) pin port mode mask enable bit



Register Symbol	Bit Symbol	RX62T	RX24T	RX24U
PMMCR2	GPT1BME	Register not available	Reserved	GTIOC1B/MTI OC4C (P16) pin port mode mask enable bit
	GPT2AME		Reserved	GTIOC2A/MTI OC4B (P14) pin port mode mask enable bit
	GPT2BME		Reserved	GTIOC2B/MTI OC4D (P17) pin port mode mask enable bit
PWMCR3	MTU9A2ME	Register not available	Reserved	MTIOC9A (P26) pin port mode mask enable bit
	MTU9C2ME		Reserved	MTIOC9C (P25) pin port mode mask enable bit
POECMPFR		Register not available		nable comparator on flag register
POECMPSEL	_	Register not available	Port output er request selec	nable comparator t register
POECMPEXm (m = 0 to 2, 4, 5) (RX24T) (m = 0 to 5) (RX24U)	_	Register not available		nable comparator ded selection



# 4.4.14 General PWM Timer

Table 4.36 lists the points of difference between the general PWM timers, and Table 4.37 lists the points of difference between the I/O registers related to the general PWM timers.

ltem	RX62T	RX24T and RX24U
<b>Item</b> Functions	<ul> <li>16 bits × 4 channels</li> <li>Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter</li> <li>Operating modes Sawtooth-wave PWM mode Sawtooth-wave PWM mode 1 Triangle-wave PWM mode 1 Triangle-wave PWM mode 2 Triangle-wave PWM mode 3</li> <li>Independently selectable clock source for each channel (4 internal clocks)</li> <li>2 I/O pins per channel</li> </ul>	<ul> <li>Selectable among 16 bits × 4 channels, 16 bits × 2 channels + 32 bits × 1 channel, and 32 bits × 2 channels</li> <li>Up-counting or down-counting (sawtooth waves) or up/down-counting (triangle waves) for each counter</li> <li>Operating modes Sawtooth-wave PWM mode Sawtooth-wave one-shot pulse mode Triangle-wave PWM mode 1 Triangle-wave PWM mode 2 Triangle-wave PWM mode 3</li> <li>Independently selectable clock source for each channel (9 internal clocks and 4 external clocks)</li> <li>2 I/O pins per channel</li> <li>Ability to select noise filter for each input path</li> </ul>
	<ul> <li>2 output compare/input capture registers per channel</li> <li>For each channel, 4 registers that function as buffer register for the 2 output compare/input capture registers and that can be used as compare registers when buffering is not used</li> <li>Generation of asymmetrical left/right PWM waveforms allowing peak and trough buffering during output compare operation</li> </ul>	<ul> <li>2 output compare/input capture registers per channel</li> <li>For each channel, 4 registers that function as buffer register for the 2 output compare/input capture registers and that can be used as compare registers when buffering is not used</li> <li>Generation of asymmetrical left/right PWM waveforms allowing peak and trough buffering during output compare operation</li> </ul>
	<ul> <li>Frame cycle registers for each channel (ability to generate interrupts at overflow/underflow)</li> <li>Support for synchronous operation of each counter</li> <li>Synchronous operation mode (synchronous or precisely at user- defined timing (phase shifting support)</li> <li>Ability to generate dead time during PWM operation</li> <li>Ability to combine 3 counters to generate 3-phase PWM waveforms with dead time</li> </ul>	<ul> <li>operation</li> <li>Frame cycle registers for each channel (ability to generate interrupts at overflow/underflow)</li> <li>Support for synchronous operation of each counter</li> <li>Synchronous operation mode (synchronous or precisely at user- defined timing (phase shifting support)</li> <li>Ability to generate dead time during PWM operation</li> <li>Ability to combine 3 counters to generate 3-phase PWM waveforms wit dead time</li> </ul>
	<ul> <li>Starting, clearing, and stopping counters in response to external or internal trigger</li> </ul>	<ul> <li>Starting, stopping, and clearing counters in response to external or internal trigger</li> </ul>

#### Table 4.36 Points of Difference between General PWM Timers



ltem	RX62T	RX24T and RX24U
Functions	<ul> <li>Ability to use comparator detection, software, or compare match as internal trigger source</li> <li>Ability to count edges of the frequency- divided IWDT dedicated low-speed on- chip oscillator clock using a count clock produced by frequency dividing the system clock (ICLK) (oscillation error detection)</li> </ul>	<ul> <li>Ability to use comparator detection, MTU3 count start, software, or compare match as internal trigger source</li> </ul>

Table 4.37         Points of Difference between I/O Registers Related to General PWM Timers
---

<b>Register Symbol</b>	Bit Symbol	RX62T	RX24T and RX24U
GTSTR	CST1	GPT1.GTCNT count start bit	GPT1.GTCNT/GPT01.GTCNTLW
			count start bit
	CST3	GPT3.GTCNT count start bit	GPT3.GTCNT/GPT23.GTCNTLW
			count start bit
NFCR		Register not available	Noise filter control register
GTHSCR	CSHW1[1:0]	GPT1.GTCNT hardware source	GPT1.GTCNT/GPT01.GTCNTLW
General PWM		count start bits	hardware source count start bits
Timer hardware	CSHW3[1:0]	GPT3.GTCNT hardware source	GPT3.GTCNT/GPT23.GTCNTLW
source start		count start bits	hardware source count start bits
control register	CPHW1[1:0]	GPT1.GTCNT hardware source	GPT1.GTCNT/GPT01.GTCNTLW
(RX62T)		count stop bits	hardware source count stop bits
General PWM	CPHW3[1:0]	GPT3.GTCNT hardware source	GPT3.GTCNT/GPT23.GTCNTLW
timer hardware		count stop bits	hardware source count stop bits
source start/stop			
control register (RX24T/RX24U)			
GTHCCR	CCHW1[1:0]	GPT1.GTCNT hardware source	GPT1.GTCNT/GPT01.GTCNTLW
GINCON		counter clear bits	hardware source counter clear
			bits
	CCHW3[1:0]	GPT3.GTCNT hardware source	GPT3.GTCNT/GPT23.GTCNTLW
		counter clear bits	hardware source counter clear
			bits
	CCSW1	GPT1.GTCNT counter clear bit	GPT1.GTCNT/GPT01.GTCNTLW
			counter clear bit
	CCSW3	GPT3.GTCNT counter clear bit	GPT3.GTCNT/GPT23.GTCNTLW
			counter clear bit



<b>Register Symbol</b>	Bit Symbol	RX62T	RX24T and RX24U
Register Symbol GTHSSR	Bit Symbol CSHSL0[3:0]	<ul> <li>GPT0.GTCNT hardware counter start source select bits</li> <li>b3 b0</li> <li>0 0 0 0: AN000 comparator detection</li> <li>0 0 0 1: AN001 comparator detection</li> <li>0 0 1 0: AN002 comparator detection</li> <li>0 1 0: AN002 comparator detection</li> <li>0 1 1: Setting prohibited</li> <li>0 1 0 0: AN100 comparator detection</li> <li>0 1 0 1: AN101 comparator detection</li> <li>0 1 0 1: AN101 comparator detection</li> <li>0 1 1 0: AN102 comparator detection</li> <li>0 1 1 1: Setting prohibited</li> <li>1 0 1 0: GTIOC3A pin input</li> <li>1 0 1 0: GTIOC3B pin input</li> <li>1 0 1 1: GTIOC3B internal output (output compare)</li> <li>1 0 1 1: GTIOC3B internal output</li> </ul>	GPT0.GTCNT hardware counter start source select bits b3 b0 0 0 0 0: CMPC0 comparator output 0 0 0 1: CMPC1 comparator output 0 0 1 0: MTU0 count start 0 0 1 1: MTU1 count start 0 1 0 0: CMPC2 comparator output 0 1 0 1: CMPC3 comparator output 0 1 0 1: CMPC3 comparator output 0 1 1 0: MTU2 count start 1 0 0 0: GTIOC3A pin input 1 0 0 1: GTIOC3A pin input 1 0 1 0: GTIOC3A internal output (output compare) 1 0 1 1: GTIOC3B internal output
		,	
		Settings other than the above are	1 1 0 1: MTU7 count start 1 1 1 0: MTU9 count start Settings other than the above are
		prohibited.	prohibited when count operation is started by a hardware source.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTHSSR	CSHSL1[3:0]	GPT1.GTCNT hardware counter	GPT1.GTCNT/GPT01.GTCNTLW
		start source select bits	hardware counter start source select bits
		b7 b4	b7 b4
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator detection	0 0 1 0: MTU0 count start
		0 0 1 1: Setting prohibited	0 0 1 1: MTU1 count start
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
		0 1 1 0: AN102 comparator detection	0 1 1 0: MTU2 count start
		0 1 1 1: Setting prohibited	0 1 1 1: MTU4 count start
		1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
		1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
		1 0 1 0: GTIOC3A internal output (output compare)	1 0 1 0: GTIOC3A internal output (output compare)
		1 0 1 1: GTIOC3B internal output (output compare)	1 0 1 1: GTIOC3B internal output (output compare)
		1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
			1 1 0 1: MTU7 count start
			1 1 1 0: MTU9 count start
		Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation is started by a hardware source.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTHSSR	CSHSL2[3:0]	GPT2.GTCNT hardware counter	GPT2.GTCNT hardware counter
		start source select bits	start source select bits
		b11 b8	b11 b8
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator detection	0 0 1 0: MTU0 count start
		0 0 1 1: Setting prohibited	0 0 1 1: MTU1 count start
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
		0 1 1 0: AN102 comparator detection	0 1 1 0: MTU2 count start
		0 1 1 1: Setting prohibited	0 1 1 1: MTU4 count start
		1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
		1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
		1 0 1 0: GTIOC3A internal output (output compare)	1 0 1 0: GTIOC3A internal output (output compare)
		1 0 1 1: GTIOC3B internal output (output compare)	1 0 1 1: GTIOC3B internal output (output compare)
		1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
			1 1 0 1: MTU7 count start
			1 1 1 0: MTU9 count start
		Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation is started by a hardware source.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTHSSR	CSHSL3[3:0]	GPT3.GTCNT hardware counter start source select bits	GPT3.GTCNT/GPT23.GTCNTLW hardware counter start source select bits
		b15 b12	b15 b12
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator detection	0 0 1 0: MTU0 count start
		0 0 1 1: Setting prohibited	0 0 1 1: MTU1 count start
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
		0 1 1 0: AN102 comparator detection	0 1 1 0: MTU2 count start
		0 1 1 1: Setting prohibited	0 1 1 1: MTU4 count start
		1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
		1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
		1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
			1 1 0 1: MTU7 count start
		_	1 1 1 0: MTU9 count start
		Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation
			is started by a hardware source.
GTHPSR	CSHPL0[3:0]	GPT0.GTCNT hardware count	GPT0.GTCNT hardware count
		stop/clear source select bits b3 b0	stop/clear source select bits b3 b0
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator detection	—
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
		0 1 1 0: AN102 comparator detection	
		1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
		1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
		1 0 1 0: GTIOC3A internal output (output compare)	1 0 1 0: GTIOC3A internal output (output compare)
		1 0 1 1: GTIOC3B internal output (output compare)	1 0 1 1: GTIOC3B internal output (output compare)
		1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
		Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation is started by a hardware source.



Bit Symbol	RX62T	RX24T and RX24U
CSHPL1[3:0]	GPT1.GTCNT hardware count stop/clear source select bits	GPT1.GTCNT/GPT01.GTCNTLW hardware count stop/clear source select bits
	b7 b4	b7 b4
	0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
	0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
	0 0 1 0: AN002 comparator detection	—
	detection	0 1 0 0: CMPC2 comparator output
	0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
	0 1 1 0: AN102 comparator detection	—
	1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
	· ·	1 0 0 1: GTIOC3B pin input
	(output compare)	1 0 1 0: GTIOC3A internal output (output compare)
	(output compare)	1 0 1 1: GTIOC3B internal output (output compare)
		1 1 0 0: GTETRG pin input
	Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation
		is started by a hardware source.
CSHPL2[3:0]	stop/clear source select bits	GPT2.GTCNT hardware count stop/clear source select bits
		b11 b8
	detection	0 0 0 0: CMPC0 comparator output
	detection	0 0 0 1: CMPC1 comparator output
	detection	—
	0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
	0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
	0 1 1 0: AN102 comparator detection	_
	1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
	1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
	1 0 1 0: GTIOC3A internal output (output compare)	1 0 1 0: GTIOC3A internal output (output compare)
	1 0 1 1: GTIOC3B internal output (output compare)	1 0 1 1: GTIOC3B internal output (output compare)
	1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
	Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation is started by a hardware source.
		CSHPL1[3:0]       GPT1.GTCNT hardware count stop/clear source select bits         b7       b4       0 0 0 0: AN000 comparator detection         0 0 0 1: AN001 comparator detection       0 0 1 0: AN002 comparator detection         0 1 0 0: AN100 comparator detection       0 1 0 0: AN100 comparator detection         0 1 0 0: AN101 comparator detection       0 1 0 0: AN102 comparator detection         0 1 0 0: GTIOC3A pin input       1 0 0 0: GTIOC3A pin input         1 0 0 0: GTIOC3A pin input       1 0 0 1: GTIOC3B pin input         1 0 0 0: GTIOC3A internal output (output compare)       1 0 1 0: GTETRG pin input         1 0 0: GTETRG pin input       Settings other than the above are prohibited.         CSHPL2[3:0]       GPT2.GTCNT hardware count stop/clear source select bits b11 b8         0 0 0 0: AN000 comparator detection       0 0 1 0: AN002 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: AN100 comparator detection       0 1 0: AN100 comparator detection         0 1 0: GTIOC3A pin input



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTHPSR	CSHPL3[3:0]	GPT3.GTCNT hardware count stop/clear source select bits	GPT3.GTCNT/GPT01.GTCNTLW hardware count stop/clear source select bits
		b15 b12	b15 b12
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator detection	—
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator detection	0 1 0 1: CMPC3 comparator output
		0 1 1 0: AN102 comparator detection	—
		1 0 0 0: GTIOC3A pin input	1 0 0 0: GTIOC3A pin input
		1 0 0 1: GTIOC3B pin input	1 0 0 1: GTIOC3B pin input
		1 1 0 0: GTETRG pin input	1 1 0 0: GTETRG pin input
		Settings other than the above are prohibited.	Settings other than the above are prohibited when count operation is started by a hardware source.
GTWP	WP0	GPT0 register write enable bit	GPT0 register write disable bit
	WP1	GPT1 register write enable bit	GPT1/GPT01 register write disable bit
	WP2	GPT2 register write enable bit	GPT2 register write disable bit
	WP3	GPT3 register write enable bit	GPT3/GPT23 register write disable bit
GTSYNC	SYNC0[1:0]	GPT0.GTCNT counter	GPT0.GTCNT counter
		synchronous clear source select bits	synchronous clear source select bits
		b1 b0	b1 b0
		0 0: Synchronous clear is not performed.	0 0: Synchronous clear is not performed.
		0 1: GPT0.GTCNT is	0 1: GPT0.GTCNT counter is
		synchronously cleared by a GPT1 clearing source.	synchronously cleared by a GPT1 clearing source.
		1 0: GPT0.GTCNT is synchronously cleared by a	1 0: GPT0.GTCNT counter is synchronously cleared by a
		GPT2 clearing source. 1 1: GPT0.GTCNT is synchronously cleared by a	GPT2 clearing source. 1 1: GPT0.GTCNT counter is synchronously cleared by a
		GPT3 clearing source.	GPT3/GPT23 clearing source.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTSYNC	SYNC1[1:0]	<ul> <li>GPT1.GTCNT counter synchronous clear source select bits</li> <li>b5 b4</li> <li>0 0: GPT1.GTCNT is synchronously cleared by a GPT0 clearing source.</li> <li>0 1: Synchronous clear is not performed.</li> <li>1 0: GPT1.GTCNT is synchronously cleared by a GPT2 clearing source.</li> <li>1 1: GPT1.GTCNT is synchronously cleared by a GPT3 clearing source.</li> </ul>	GPT1.GTCNT/GPT01.GTCNTLW counter synchronous clear source select bits b5 b4 0 0: GPT1.GTCNT counter is synchronously cleared by a GPT0 clearing source. 0 1: Synchronous clear is not performed. 1 0: GPT1.GTCNT/GPT01. GTCNTLW counter is synchronously cleared by a GPT2 clearing source. 1 1: GPT1.GTCNT/GPT01. GTCNTLW counter is synchronously cleared by a GPT3/GPT23 clearing source.
	SYNC2[1:0]	<ul> <li>GPT2.GTCNT counter synchronous clear source select bits</li> <li>b9 b8</li> <li>0 0: GPT2.GTCNT is synchronously cleared by a GPT0 clearing source.</li> <li>0 1: GPT2.GTCNT is synchronously cleared by a GPT1 clearing source.</li> </ul>	GPT2.GTCNT counter synchronous clear source select bits b9 b8 0 0: GPT2.GTCNT counter is synchronously cleared by a GPT0 clearing source. 0 1: GPT2.GTCNT counter is synchronously cleared by a GPT1/GPT01 clearing source.
		<ol> <li>1 0: Synchronous clear is not performed.</li> <li>1 1: GPT2.GTCNT is synchronously cleared by a GPT3 clearing source.</li> </ol>	<ol> <li>Synchronous clear is not performed.</li> <li>GPT2.GTCNT counter is synchronously cleared by a GPT3 clearing source.</li> </ol>
	SYNC3[1:0]	GPT3.GTCNT counter synchronous clear source select bits b13 b12 0 0: GPT3.GTCNT is synchronously cleared by a GPT0 clearing source.	GPT3.GTCNT/GPT01.GTCNTLW counter synchronous clear source select bits b13 b12 0 0: GPT3.GTCNT/GPT23. GTCNTLW counter is synchronously cleared by a GPT0 clearing source.
		0 1: GPT3.GTCNT is synchronously cleared by a GPT1 clearing source.	0 1: GPT3.GTCNT/GPT23. GTCNTLW counter is synchronously cleared by a GPT1/GPT01 clearing source.
		<ol> <li>1 0: GPT3.GTCNT is synchronously cleared by a GPT2 clearing source.</li> <li>1 1: Synchronous clear is not performed.</li> </ol>	<ol> <li>1 0: GPT3.GTCNT counter is synchronously cleared by a GPT2 clearing source.</li> <li>1 1: Synchronous clear is not performed.</li> </ol>



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTETINT	ETIPF	External trigger rising input interrupt request flag	Reserved (Value after a reset is undefined.)
	ETINF	External trigger falling input	Reserved
		interrupt request flag	(Value after a reset is undefined.)
	GTENFCS	Reserved	
	[1:0]	Reserved	GTETRG noise filter sampling clock select bits
	GTETRGEN	Reserved	GTETRG noise filter enable bit
GTBDR	BD0[0] (RX62T)	GPT0.GTCCR buffer operation disable bit	GPT0.GTCCR buffer operation disable bit
	BD00 (RX24T/ RX24U)		
	BD0[1]	GPT0.GTPR buffer operation	GPT0.GTPR buffer operation
	(RX62T)	disable bit	disable bit
	BD01 (RX24T/		
	RX24U)		
	BD0[2]	GPT0.GTADTR buffer operation	GPT0.GTADTR buffer operation
	(RX62T)	disable bit	disable bit
	BD02 (RX24T/ RX24U)		
	BD0[3]	GPT0.GTDV buffer operation	GPT0.GTDV buffer operation
	(RX62T)	disable bit	disable bit
	BD03 (RX24T/		
	RX24U)		
	BD1[0]	GPT1.GTCCR buffer operation	GPT1.GTCCR/
	(RX62T)	disable bit	GPT01.GTCCRLW buffer
	BD10 (RX24T/		operation disable bit
	RX24U)		
	BD1[1]	GPT1.GTPR buffer operation	GPT1.GTPR/GPT01.GTPRLW
	(RX62T)	disable bit	buffer operation disable bit
	BD11 (RX24T/		
	RX24U)		
	BD1[2]	GPT1.GTADTR buffer operation	GPT1.GTADTR/
	(RX62T)	disable bit	GPT01.GTADTRLW buffer
	BD12 (RX24T/		operation disable bit
	RX24U)		
	BD1[3]	GPT1.GTDV buffer operation	GPT1.GTDV/GPT01.GTDVLW
	(RX62T)	disable bit	buffer operation disable bit
	BD13 (RX24T/		
	RX24U)		
	BD2[0]	GPT2.GTCCR buffer operation	GPT2.GTCCR buffer operation
	(RX62T)	disable bit	disable bit
	BD20 (RX24T/		
	RX24U)		
	BD2[1]	GPT2.GTPR buffer operation	GPT2.GTPR buffer operation
	(RX62T)	disable bit	disable bit
	BD21 (RX24T/		
	RX24U)		
	BD2[2]	GPT2.GTADPR buffer operation	GPT2.GTADPR buffer operation
	(RX62T)	disable bit	disable bit
	BD22 (RX24T/		
	RX24U)		



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTBDR	BD2[3] (RX62T) BD23 (RX24T/ RX24U)	GPT2.GTDV buffer operation disable bit	GPT2.GTDV buffer operation disable bit
	BD3[0] (RX62T) BD30 (RX24T/ RX24U)	GPT3.GTCCR buffer operation disable bit	GPT3.GTCCR/ GPT23.GTCCRLW buffer operation disable bit
	BD3[1] (RX62T) BD31 (RX24T/ RX24U)	GPT3.GTPR buffer operation disable bit	GPT3.GTPR/GPT23.GTPRLW buffer operation disable bit
	BD3[2] (RX62T) BD32 (RX24T/ RX24U)	GPT3.GTADTR buffer operation disable bit	GPT3.GTADTR/ GPT23.GTADTRLW buffer operation disable bit
	BD3[3] (RX62T) BD33 (RX24T/ RX24U)	GPT3.GTDV buffer operation disable bit	GPT3.GTDV/GPT23.GTDVLW buffer operation disable bit
LCCR		LOCO count control register	Register not available
LCST	—	LOCO count status register	Register not available
LCNT		LOCO count value register	Register not available
LCNTA	—	LOCO count result average register	Register not available
LCNTn (n = 00 to 15)	_	LOCO count result register n	Register not available
LCNTDU		LOCO count upper permissible deviation register	Register not available
LCNTDL		LOCO count lower permissible deviation register	Register not available
GTCWP		Register not available	General PWM timer clearing write-protection register
GTCMNWP		Register not available	General PWM timer common register write-protection register
GTMDR		Register not available	General PWM timer mode register
GTECNFCR		Register not available	General PWM timer external clock noise filter control register
GTADSMR		Register not available	General PWM timer A/D conversion start request signal monitor register
GTINTAD	GTINTA	GTCCRA compare match/input capture interrupt enable bit	GTCCRA(LW) compare match/input capture interrupt enable bit
	GTINTB	GTCCRB compare match/input capture interrupt enable bit	GTCCRB(LW) compare match/input capture interrupt enable bit
	GTINTC	GTCCRC compare match interrupt enable bit	GTCCRC(LW) compare match/input capture interrupt enable bit



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTINTAD	GTINTD	GTCCRD compare match interrupt enable bit	GTCCRD(LW) compare match/input capture interrupt enable bit
	GTINTE	GTCCRE compare match interrupt enable bit	GTCCRE(LW) compare match/input capture interrupt enable bit
	GTINTF	GTCCRF compare match interrupt enable bit	GTCCRF(LW) compare match/input capture interrupt enable bit
	GTINTPR[1:0]	GTPR compare match interrupt enable bits	GTPR(LW) compare match interrupt enable bits
	ADTRAUEN	GTADTRA compare match (up- counting) A/D converter start request enable bit	GTADTRA(LW) compare match (up-counting) A/D converter start request enable bit
	ADTRADEN	GTADTRA compare match (down-counting) A/D converter start request enable bit	GTADTRA(LW) compare match (down-counting) A/D converter start request enable bit
	ADTRBUEN	GTADTRB compare match (up- counting) A/D converter start request enable bit	GTADTRB(LW) compare match (up-counting) A/D converter start request enable bit
	ADTRBDEN	GTADTRB compare match (down-counting) A/D converter start request enable bit	GTADTRB(LW) compare match (down-counting) A/D converter start request enable bit
GTCR	TPCS[1:0] (RX62T) TPCS[3:0] (RX24T/ RX24U) RX24U)	Timer prescaler select bits b9 b8 0 0: ICLK (system clock) 0 1: ICLK/2 (system clock/2) 1 0: ICLK/4 (system clock/4) 1 1: ICLK/8 (system clock/8)	Timer prescaler select bits b11 b8 0 0 0 0: PCLKA 0 0 0 1: PCLKA/2 0 0 1 0: PCLKA/4 0 0 1 1: PCLKA/4 0 1 0: PCLKA/6 0 1 0 1: PCLKA/64 0 1 1 1: PCLKA/64 0 1 1 1: PCLKA/256 1 0 0 0: PCLKA/1024 1 0 0 1: Setting prohibited 1 0 1 0: Setting prohibited 1 0 1 0: Setting prohibited 1 0 1 1: Setting prohibited 1 0 1 1: GTECLKA 1 1 0 1: GTECLKB 1 1 1 0: GTECLKC 1 1 1 1: GTECLKD GTCCRA(LW) buffer operation
		<ul> <li>b1 b0</li> <li>0 0: Buffer operation is not performed.</li> <li>0 1: Single buffer operation (GTCCRA ↔ GTCCRC)</li> <li>1 x: Double buffer operation (GTCCRA ↔ GTCCRC ↔ GTCCRD)</li> </ul>	<ul> <li>bits</li> <li>b1 b0</li> <li>0 0: Buffer operation is not performed.</li> <li>0 1: Single buffer operation (GTCCRA(LW) register ↔ GTCCRC(LW) register)</li> <li>1 x: Double buffer operation (GTCCRA(LW) register ↔ GTCCRC(LW) register ↔ GTCCRC(LW) register ↔ GTCCRD(LW) register)</li> </ul>



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTBER	CCRB[1:0]	GTCCRB buffer operation bits	GTCCRB(LW) buffer operation bits
		b3 b2	b3 b2
		0 0: Buffer operation is not performed.	0 0: Buffer operation is not performed.
		0 1: Single buffer operation (GTCCRB ↔ GTCCRE)	0 1: Single buffer operation (GTCCRB(LW) register ↔ GTCCRE(LW) register)
		1 x: Double buffer operation (GTCCRB ↔ GTCCRE ↔ GTCCRF)	1 x: Double buffer operation (GTCCRB(LW) register ↔ GTCCRE(LW) register ↔ GTCCRF(LW) register)
	PR [1:0]	GTPR buffer operation bits b5 b4	GTPR(LW) buffer operation bits b5 b4
		0 0: Buffer operation is not performed.	0 0: Buffer operation is not performed.
		0 1: Single buffer operation (GTPBR → GTPR)	0 1: Single buffer operation (GTPBR(LW) register → GTPR(LW) register)
		1 x: Double buffer operation (GTPDBR → GTPBR → GTPR)	1 x: Double buffer operation (GTPDBR(LW) register → GTPBR(LW) register → GTPR(LW) register)
	CCRSWT	GTCCRA and GTCCRB forcible buffer operation bit Writing 1 to this bit forcibly performs buffer transfer of GTCCRA and GTCCRB. This bit is automatically cleared to 0 after 1 is written to it. This bit is read	GTCCRA(LW) and GTCCRB(LW) forcible buffer operation bit Writing 1 to this bit forcibly performs buffer transfer of GTCCRA(LW) and GTCCRB(LW). This bit is
		as 0.	automatically cleared to 0 after 1 is written to it. This bit is read as 0.
	ADTTA[1:0]	GTADTRA buffer transfer timing select bits	GTADTRA(LW) buffer transfer timing select bits
		<ul> <li>Triangle waves b9 b8</li> </ul>	<ul> <li>Triangle waves b9 b8</li> </ul>
		0 0: No transfer	0 0: No transfer
		0 1: Transfer at peak	0 1: Transfer at peak
		1 0: Transfer at trough 1 1: Transfer at both peak and trough	1 0: Transfer at trough 1 1: Transfer at both peak and trough
		Saw waves	Saw waves
		b9 b8	b9 b8
		0 0: No transfer Value other than 0 0: Transfer at underflow (during down-counting) or overflow (during up- counting)	0 0: No transfer Value other than 0 0: Transfer at underflow (during down-counting), overflow (during up-counting), or counter clearing
	ADTDA	GTADTRA double buffer select bit	GTADTRA(LW) double buffer select bit
	ADTTB[1:0]	GTADTRB buffer transfer timing select bits	GTADTRB(LW) buffer transfer timing select bits



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTBER	ADTDB	GTADTRB double buffer operation bit	GTADTRB(LW) double buffer operation bit
GTUDC	OADTY[1:0]	Reserved	GTIOCA pin output duty setting bits
	OADTYF	Reserved	GTIOCA pin output duty forced setting bit
	OADTYR	Reserved	Output after release of GTIOCA pin output 0%/100% duty cycle setting bit
	OBDTY[1:0]	Reserved	GTIOCB pin output duty setting bits
	OBDTYF	Reserved	GTIOCB pin output duty forced setting bit
	OBDTYR	Reserved	Output after release of GTIOCB pin output 0%/100% duty cycle setting bit
GTITC	ITLA	GTCCRA compare match/input capture interrupt link bit	GTCCRA(LW) compare match/input capture interrupt link bit
	ITLB	GTCCRB compare match/input capture interrupt link bit	GTCCRB(LW) compare match/input capture interrupt link bit
	ITLC	GTCCRC compare match interrupt link bit	GTCCRC(LW) compare match interrupt link bit
	ITLD	GTCCRD compare match interrupt link bit	GTCCRD(LW) compare match interrupt link bit
	ITLE	GTCCRE compare match interrupt link bit	GTCCRE(LW) compare match interrupt link bit
	ITLF	GTCCRF compare match interrupt link bit	GTCCRF(LW) compare match interrupt link bit
	ADTAL	GTADTRA A/D converter start request link bit	GTADTRA(LW) A/D converter start request link bit
	ADTBL	GTADTRB A/D converter start request link bit	GTADTRB(LW) A/D converter start request link bit
GTST	TCFA	Input capture/compare match flag	Reserved (Value after a reset is undefined.)
	TCFB	Input capture/compare match flag B	Reserved (Value after a reset is undefined.)
	TCFC	Compare match flag C	Reserved (Value after a reset is undefined.)
	TCFD	Compare match flag D	(Value after a reset is undefined.) (Value after a reset is undefined.)
	TCFE	Compare match flag E	(Value after a reset is undefined.) (Value after a reset is undefined.)
	TCFF	Compare match flag F	(Value after a reset is undefined.) (Value after a reset is undefined.)
	TCFPO	Overflow flag	Reserved
	TCFPU	Underflow flag	(Value after a reset is undefined.) Reserved
	ITCNT[2:0]	GTCIV interrupt skipping count counter	(Value after a reset is undefined.) GTCIV/GTCIU interrupt skipping count counter



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTCNTLW		Register not available	General PWM timer longword
			counter register
GTCCRmLW		Register not available	General PWM timer longword
(m = A to F)			compare capture register
GTPRLW		Register not available	General PWM timer longword
			period setting register
GTPBRLW		Register not available	General PWM timer longword
			period setting buffer register
GTPDBRLW		Register not available	General PWM timer longword
			period setting double buffer
			register
GTADTRmLW	—	Register not available	Longword A/D converter start
(m = A or B)			request timing register m
GTADTBRmLW		Register not available	Longword A/D converter start
(m = A or B)			request timing buffer register m
GTADTDBRmLW		Register not available	Longword A/D converter start
(m = A or B)			request timing double buffer
			register m
GTONCR	NFS[3:0]	GTIOC output negate source	GTIOC output negate source
		select bits	select bits
		b7 b4	b7 b4
		0 0 0 0: AN000 comparator detection	0 0 0 0: CMPC0 comparator output
		0 0 0 1: AN001 comparator detection	0 0 0 1: CMPC1 comparator output
		0 0 1 0: AN002 comparator	
		detection	
		0 0 1 1: Setting prohibited	
		0 1 0 0: AN100 comparator detection	0 1 0 0: CMPC2 comparator output
		0 1 0 1: AN101 comparator	0 1 0 1: CMPC3 comparator
		detection	output
		0 1 1 0: AN102 comparator	
		detection	
		0 1 1 1: GTETRG pin input	0 1 1 1: GTETRG pin input
		1 x x x: Software control (control through SWN bit)	1 x x x: Software control (control through SWN bit)
		- , 	Settings other than the above are prohibited when negate control is enabled by the NEA or NEB bit.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTDTCR	TDE	Negative-phase waveform setting bit	Negative-phase waveform setting bit
		<ul> <li>0: The GTCCRB register is set individually without using the GTDVU and GTDVD registers.</li> <li>1: The GTDVU and GTDVD registers are used to set the compare match value for negative-phase waveforms with dead time automatically in the GTCCRB register.</li> </ul>	<ul> <li>0: The GTCCRB(LW) register is set individually without using the GTDVU(LW) and GTDVD(LW) registers.</li> <li>1: The GTDVU(LW) and GTDVD(LW) registers are used to set the compare match value for negative-phase waveforms with dead time automatically in the GTCCRB(LW) register.</li> </ul>
	TDBUE	GTDVU buffer operation enable bit	GTDVU(LW) buffer operation enable bit
		0: GTDVU register buffer operation is disabled.	0: GTDVU(LW) register buffer operation is disabled.
		<ol> <li>GTDVU register buffer operation is enabled.</li> </ol>	1: GTDVU(LW) register buffer operation is enabled.
	TDBDE	GTDVD buffer operation enable bit	GTDVD(LW) buffer operation enable bit
		0: GTDVD register buffer operation is disabled.	0: GTDVD(LW) register buffer operation is disabled.
	_	<ol> <li>GTDVD register buffer operation is enabled.</li> </ol>	1: GTDVD(LW) register buffer operation is enabled.
	TDFER	GTDVD setting bit 0: The GTDVU and GTDVD registers are set individually.	GTDVD(LW) setting bit 0: The GTDVU(LW) and GTDVD(LW) registers are set individually.
		1: The value written to the GTDVU register is set automatically in the GTDVD register.	1: The value written to the GTDVU(LW) register is set automatically in the GTDVD(LW) register.
GTSOS	SOS [1:0]	Output protection function status bits b1 b0	Output protection function status bits b1 b0
		0 0: Normal operation 0 1: Protected state (GTCCRA = 0 set during transfer at trough or peak)	0 0: Normal operation 0 1: Protected state (GTCCRA(LW) register = 0 set during transfer at trough or peak)
		1 0: Protected state (GTCCRA ≥ GTPR set during transfer at trough)	1 0: Protected state (GTCCRA(LW) register ≥ GTPR(LW) register set during transfer at trough)
		1 1: Protected state (GTCCRA ≥ GTPR set during transfer at peak)	1 1: Protected state (GTCCRA(LW) register ≥ GTPR(LW) register set during transfer at peak)
GTDVmLW (m = U or D)		Register not available	General PWM timer longword dead time value register m
GTDBmLW (m = U or D)		Register not available	General PWM timer longword dead time buffer register m



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
GTDLYCR		PWM output delay control register	Register not available
GTDLYRA		GTIOCA rising output delay register	Register not available
GTDLYFA		GTIOCA falling output delay register	Register not available
GTDLYRB		GTIOCB rising output delay register	Register not available
GTDLYFB		GTIOCB falling output delay register	Register not available



# 4.4.15 Independent Watchdog Timer

Table 4.38 lists the points of difference between the independent watchdog timers, and Table 4.39 lists the points of difference between the I/O registers related to the independent watchdog timers.

ltem	RX62T	RX24T and RX24U
Conditions for starting the counter	_	• Counting starts automatically after a reset (auto-start mode).
	• Counting is started by refreshing the counter (writing 00h and then FFh to the IWDTRR register).	<ul> <li>Counting is started (register start mode) by refreshing the counter (writing 00h and then FFh to the IWDTRR register).</li> </ul>
Conditions for stopping the counter	<ul> <li>Reset (The down-counter and other registers return to their initial values.)</li> <li>A counter underflows is generated.</li> </ul>	<ul> <li>Reset (The down-counter and other registers return to their initial values.)</li> <li>A counter underflows or a refresh</li> </ul>
		error is generated. Counting restarts. (In auto-start mode, counting restarts automatically after a reset or after a non-maskable interrupt request is output. In register start mode, counting restarts after a refresh.)
Window function	_	Window start and end positions can be specified (refresh-permitted and refresh-prohibited periods).
Reset output sources	<ul> <li>Down-counter underflow</li> </ul>	<ul> <li>Down-counter underflow</li> <li>Refresh occurring outside the refresh-permitted period (refresh error)</li> </ul>
Non-maskable interrupt sources		<ul> <li>Down-counter underflow</li> <li>Refresh occurring outside the refresh-permitted period (refresh error)</li> </ul>
Output signals (internal signals)	Reset output	<ul> <li>Reset output</li> <li>Interrupt request output</li> <li>Sleep mode count stop control output</li> </ul>

Table 4.38	Points of Difference between	Independent Watchdog Timers
------------	------------------------------	-----------------------------



ltem	RX62T	RX24T and RX24U
Auto-start mode (controlled by option function select register 0 (OFS0))		<ul> <li>Selecting the clock frequency division ratio after a reset (OFS0.IWDTCKS[3:0] bits)</li> <li>Selecting the timeout period of the independent watchdog timer (OFS0.IWDTTOPS[1:0] bits)</li> <li>Selecting the window start position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits)</li> <li>Selecting the window end position in the independent watchdog timer (OFS0.IWDTRPSS[1:0] bits)</li> <li>Selecting reset output or interrupt request output (OFS0.IWDTRPES[1:0] bits)</li> <li>Selecting reset output or interrupt request output (OFS0.IWDTRSTIRQS bit)</li> <li>Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (OFS0.IWDTSLCSTP</li> </ul>
Register start mode (controlled by the IWDT registers)	<ul> <li>Selecting the clock frequency division ratio after a refresh (IWDTCR.CKS[3:0] bits)</li> <li>Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits)</li> </ul>	<ul> <li>bit)</li> <li>Selecting the clock frequency division ratio after a refresh (IWDTCR.CKS[3:0] bits)</li> <li>Selecting the timeout period of the independent watchdog timer (IWDTCR.TOPS[1:0] bits)</li> <li>Selecting the window start position in the independent watchdog timer (IWDTCR.RPSS[1:0] bits)</li> <li>Selecting the window end position in the independent watchdog timer (IWDTCR.RPES[1:0] bits)</li> <li>Selecting reset output or interrupt request output (IWDTRCR.RSTIRQS bit)</li> <li>Selecting the down-count stop function at transition to sleep mode, software standby mode, or deep sleep mode (IWDTCSTPR.SLCSTP bit)</li> </ul>



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
IWDTCR	TOPS[1:0]	Timeout period selection bits	Timeout period selection bits
		b1 b0	b1 b0
		0 0: 1,024 cycles (03FFh)	0 0: 128 cycles (007Fh)
		0 1: 4,096 cycles (0FFFh)	0 1: 512 cycles (01FFh)
		1 0: 8,192 cycles (1FFFh)	1 0: 1,024 cycles (03FFh)
		1 1: 16,384 cycles (3FFFh)	1 1: 2,048 cycles (07FFh)
	CKS[3:0]	Clock select bits	Clock divide ratio select bits
		b7 b4	b7 b4
		0 0: IWDTCLK	0 0 0 0: No division
		0 1 0 0: IWDTCLK/16	0 0 1 0: Divide-by-16
		0 1 0 1: IWDTCLK/32	0 0 1 1: Divide-by-32
		0 1 1 0: IWDTCLK/64	0 1 0 0: Divide-by-64
		0 1 1 1: IWDTCLK/128	1 1 1 1: Divide-by-128
		1 : IWDTCLK/256	0 1 0 1: Divide-by-256
		Initial value after a reset differs.	
	RPES[1:0]	Reserved	Window end position select bits
	RPSS[1:0]	Reserved	Window start position select bits
IWDTSR	REFEF	Reserved	Refresh error flag
IWDTRCR		Register not available	IWDT reset control register
IWDTCSTPR		Register not available	IWDT count stop control register

## Table 4.39 Points of Difference between I/O Registers Related to Independent Watchdog Timers



# 4.4.16 Serial Communications Interface

Table 4.40 lists the points of difference between the serial communications interfaces, and Table 4.41 lists the points of difference between the I/O registers related to the serial communications interfaces.

Item	RX62T	RX24T	RX24U
Number of channels	3 channels	3 channels	4 channels
Serial communication modes	<ul> <li>Asynchronous</li> <li>Clock synchronous</li> <li>Smart card interface</li> </ul>	<ul> <li>Asynchrond</li> <li>Clock synchrond</li> <li>Smart card</li> <li>Simple I<sup>2</sup>C</li> <li>Simple SPI</li> </ul>	hronous interface bus bus
I/O pins	<ul> <li>SCI/SMCI I/O pins SCK0, RXD0, TXD0, SCK1, RXD1, TXD1, SCK2, RXD2, TXD2</li> </ul>	mode and o mode) SCK1, RXI CTS1#/RTS TXD5, CTS RXD6, TXI (channel 1' RX24U onl SCK11, RX CTS11#/R <sup>T</sup> SCI I/O pin SSCL1, SS SSDA5, SS (channel 1' RX24U onl SSCL1, SMI SSCL1, SMI SSCL1, SMI SS1#, SCK SMISO6, S (channel 1' RX24U onl SCK1, SMI SS1#, SCK SMISO6, S (channel 1' RX24U onl SCK11, SM SS11, SM	S1#, SCK5, RXD5, 55#/RTS5#, SCK6, 06, CTS6#/RTS5# I available on y) CD11, TXD11, FS11# s (simple I <sup>2</sup> C mode) DA1, SSCL5, SCL6, SSDA6 I available on y) SDA11 s (simple SPI mode) SO1, SMOSI1, 5, SMISO5, S5#, SCK6, MOSI6, SS6# I available on y) IISO11, SMOSI11,
Data transfer	Selectable between LSB-first or MSB-first transfer.	Selectable bet MSB-first trans	ween LSB-first or sfer.
Interrupt sources	Transmit end, transmit data empty, receive data full, or receive error	receive data fu Completion of	transmit data empty III, receive error generation of start art condition, or stop ble I <sup>2</sup> C mode)

#### Table 4.40 Points of Difference between Serial Communications Interfaces



ltem		RX62T	RX24T RX24U
Asynchronous	Data length	7 or 8 bits	7, 8, or 9 bits
mode	Hardware flow control	_	The CTSn# and RTSn# pins can be used to control transmission and reception.
	Clock source	An internal or external clock can be selected. —	An internal or external clock can be selected. Transfer rate clock input from the TMR can be used (SCI5 and SCI6).
	Double-speed mode	_	Baud rate generator double-speed mode is selectable.
Clock synchronous mode	Hardware flow control	_	The CTSn# and RTSn# pins can be used to control transmission and reception.
Simple I <sup>2</sup> C mode	Communication format	_	I <sup>2</sup> C bus format
	Operating mode	_	Master (single-master operation only)
	Transfer speed	—	Fast mode is supported.
	Noise canceler		The signal paths from input on the SSCLn and SSDAn pins incorporate on-chip digital noise filters, and the noise cancellation bandwidth is adjustable.
Simple SPI	Data length		8 bits
mode	Error detection	_	Overrun error
	SS input pin function	—	Applying a high-level signal to the SSn# pin causes the output pins to enter the high-impedance state.
	Clock settings	_	Selectable among four clock phase and clock polarity settings.
Bit rate modulation function			On-chip baud rate generator output correction can reduce errors.



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
RDRH		Register not available	Receive data register H
RDRL	—	Register not available	Receive data register L
RDRHL		Register not available	Receive data register HL
TDRH	—	Register not available	Transmit data register H
TDRL		Register not available	Transmit data register L
TDRHL	—	Register not available	Transmit data register HL
SMR (SCMR.SMIF = 0)	CHR	Character length bit (valid only in asynchronous mode) 0: Transmit/receive using 8-bit data length 1: Transmit/receive using 7-bit data length	Character length bit (valid only in asynchronous mode) Selects in combination with the SCMR.CHR1 bit. CHR1 CHR 0 0: Transmit/receive using 9-bit data length 0 1: Transmit/receive using 9-bit data length 1 0: Transmit/receive using 8-bit data length 1 1: Transmit/receive using 7-bit data length
	СМ	Communications mode bit 0: Asynchronous mode	Communications mode bit 0: Asynchronous mode or simple l <sup>2</sup> C mode
		1: Clock synchronous mode	1: Clock synchronous mode or simple SPI mode

## Table 4.41 Points of Difference between I/O Registers Related to Serial Communications Interfaces



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
SCR	CKE[1:0]		SCI5 or SCI6:
SCR (SCMR.SMIF = 0)	CKE[1:0]	<ul> <li>Clock enable bits (asynchronous mode) b1 b0 0 0: On-chip baud rate generator SCKn pin can function as I/O port, based on I/O port settings.</li> <li>0 1: On-chip baud rate generator Clock with the same frequency as the bit rate is output on the SCKn pin.</li> <li>1 x: External clock <ul> <li>When an external clock is used, a clock with a frequency 16 times the bit rate should be input</li> </ul> </li> </ul>	<ul> <li>Clock enable bits (asynchronous mode) b1 b0 0 0: On-chip baud rate generator SCKn pin can function as I/O port, based on I/O port settings.</li> <li>0 1: On-chip baud rate generator Clock with the same frequency as the bit rate is output on the SCKn pin.</li> <li>1 x: External clock or TMR clock is used, a clock with a frequency 16 times the bit rate should be input on the SCKn pin.</li> </ul>
		on the SCKn pin. Input a clock signal with a frequency 8 times the bit rate when the SEMR.ABCS bit is set to 1.	<ul> <li>Input a clock signal with a frequency 8 times the bit rate when the SEMR.ABCS bit is set to 1.</li> <li>TMR clock can be used. The SCKn pin functions as an I/O port according to the I/O port settings when the TMR clock is in use.</li> <li>(Clock synchronous mode)</li> </ul>
		(Clock synchronous mode) 0 x: Internal clock: SCKn functions as clock output pin.	0 x: Internal clock: SCKn functions as clock output pin. 1 x: External clock
		1 x: External clock SCKn functions as clock input pin.	SCKn functions as clock input pin.
SCMR	CHR1	Reserved	Character length 1 bit
MDDR		Register not available	Modulation duty register
SEMR	ACS0	Reserved	Asynchronous mode clock source select bit
	BRME	Reserved	Bit rate modulation enable bit
	BGDM	Reserved	Baud rate generator double- speed mode select bit
SNFR		Register not available	Noise filter setting register
SIMR1		Register not available	I <sup>2</sup> C mode register 1
SIMR2		Register not available	I <sup>2</sup> C mode register 2
SIMR3		Register not available	I <sup>2</sup> C mode register 3
SISR		Register not available	I <sup>2</sup> C status register
SPMR		Register not available	SPI mode register



# 4.4.17 I<sup>2</sup>C Bus Interface

Table 4.42 lists the points of difference between the I/O registers related to the I<sup>2</sup>C bus interfaces.

Table 4.42	Points of Difference between I/O Registers Related to I <sup>2</sup> C Bus Interfaces
------------	---

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
ICMR2	TMWE	Timeout internal counter write enable	Reserved
TMOCNT		Timeout internal counter	Register not available

#### 4.4.18 CAN Module

Table 4.43 lists the points of difference between the CAN modules, and Table 4.44 lists the points of difference between the I/O registers related to the CAN modules.

ltem	RX62T	RX24T and RX24U	
Bit rate	Programmable bit rate up to 1 Mbps (fCAN ≥ 8 MHz) fCAN: CAN clock source	Up to 1 Mbps	
Message boxes	<ul> <li>32 mailboxes: 2 selectable mailbox modes</li> <li>Normal mailbox mode: 32 mailboxes can be configured for either transmission or reception.</li> <li>FIFO mailbox mode: 24 mailboxes can be configured for either transmission or reception.</li> <li>Of the other mailboxes, 4 FIFO stages can be configured for</li> </ul>	<ul> <li>16 message boxes</li> <li>Each channel dedicated: <ul> <li>4 buffers (4 buffers per channel)</li> <li>Transmit buffer: 4 buffer per channel</li> </ul> </li> <li>Shared among channels: <ul> <li>16 buffers</li> <li>Receive buffers: 0 to 16 buffers</li> <li>Receive FIFO buffers:</li> <li>2 (up to 16 buffers allocatable to each)</li> </ul> </li> </ul>	
	transmission and 4 FIFO stages for reception.	Transmit/receive FIFO buffers: 1 per channel (up to 16 buffers allocatable to each)	


Item	RX62T	RX24T and RX24U
Reception	<ul> <li>Ability to receive data frames and remote frames</li> <li>Ability to select ID format used for reception (standard ID only, extended ID only, or both standard and extended IDs)</li> <li>Selectable one-shot reception function</li> <li>Ability to select overwrite mode (message overwritten) or overrun mode (message discarded)</li> <li>Ability to enable or disable receive end interrupt for each mailbox</li> </ul>	<ul> <li>Ability to receive data frames and remote frames</li> <li>Ability to select ID format used for reception (standard ID only, extended ID only, or both)</li> </ul>
		<ul> <li>Ability to enable or disable interrupts for each FIFO</li> <li>Mirror function (to receive messages transmitted from own CAN node)</li> <li>Timestamp function (to record message reception time as a 16- bit timer value)</li> </ul>
Acceptance filtering	<ul> <li>8 acceptance masks (individual mask for every 4 mailboxes)</li> <li>Ability to individually enable or disable masks for each mailbox</li> </ul>	Refer to reception filtering function.
Reception filtering function		<ul> <li>Ability to select receive messages using a total of 16 receive rules</li> <li>Ability to set the number of receive rules (0 to 16) for each channel</li> <li>Acceptance filtering: Ability to set ID and mask for each receive rule</li> <li>DLC filter processing: Ability to specify DLC filter checking for each receive rule</li> </ul>
Receive message transfer function		<ul> <li>Routing function Ability to transfer receive messages to user-defined buffers (max. transfer buffers: 2) Transfer destination: Receive buffer, receive FIFO buffer, or transmit/receive FIFO buffer</li> <li>Label addition function Ability to simultaneously store label information when storing a message in a receive buffer and FIFO buffer</li> </ul>



ltem	RX62T	RX24T and RX24U
Transmission	<ul> <li>Ability to transmit data frames and remote frames</li> <li>Ability to select ID format used for transmission (standard ID only, extended ID only, or both standard and extended IDs)</li> <li>Selectable one-shot transmission function</li> <li>Ability to select ID priority transmission mode or mailbox number priority mode</li> <li>Ability to abort transmission requests (and ability to confirm abort completion with a flag)</li> <li>Ability to enable or disable transmit complete interrupt individually by mailbox</li> </ul>	<ul> <li>Ability to transmit data frames and remote frames</li> <li>Ability to select ID format used for transmission (standard ID only, extended ID only, or both)</li> <li>One-shot transmission function</li> <li>Ability to select ID priority transmission or transmit buffer number priority transmission</li> <li>Transmit abort function (with ability to confirm abort completion with a flag)</li> <li>Ability to enable or disable transmit complete interrupt individually by transmit buffer or</li> </ul>
	manually by manbox	transmit/receive FIFO buffer
Interval transmission function	_	Ability to set the message transmission interval time (transmit mode of transmit/receive FIFO buffers)
Transmit history function		Function for storing history information for transmitted messages
Error status monitoring	<ul> <li>Monitoring of CAN bus errors (stuff errors, form errors, ACK errors, CRC errors, bit errors, and ACK delimiter errors)</li> <li>Detection of error status transitions (error warning, error passive, bus off entry, and bus off</li> </ul>	<ul> <li>Monitoring of CAN protocol errors (stuff errors, form errors, ACK errors, CRC errors, bit errors, ACK delimiter errors, and bus dominant locking)</li> <li>Detection of error status transitions (error warning, error</li> </ul>
	<ul><li>passive, bus off entry, and bus off recovery)</li><li>Error counter reading</li></ul>	<ul><li>passive, bus off entry, and bus off recovery)</li><li>Error counter reading</li></ul>
		Monitors DLC errors
Time stamp function	<ul> <li>Time stamp function using 16-bit counter</li> <li>Ability to select reference clock among 1-, 2-, 4-, and 8-bit time periods</li> </ul>	<ul> <li>Time stamp function using 16-bit counter</li> <li>Time stamp clock source division function</li> </ul>



Item	RX62T	RX24T and RX24U	
Interrupt function	5 interrupt sources (receive end interrupt, transmit complete interrupt, receive FIFO interrupt, transmit FIFO interrupt, and error interrupt)	<ul> <li>5 sources</li> <li>Global (2 sources) <ul> <li>Global receive FIFO interrupt</li> <li>Global error interrupt</li> </ul> </li> <li>Channels (3 sources per channel) <ul> <li>Channel transmit interrupts</li> <li>Transmit complete interrupt</li> <li>Transmit abort interrupt</li> <li>Transmit/receive FIFO transmit complete interrupt</li> <li>Transmit history interrupt</li> <li>Transmit/receive FIFO receive interrupt</li> <li>Channel error interrupt</li> </ul> </li> </ul>	
CAN sleep mode	Ability to reduce current consumption by stopping the CAN clock	_	
Software support units	<ul> <li>3 software support units</li> <li>Acceptance filtering support</li> <li>Mailbox search support (receive mailbox search, transmit mailbox search, and message lost search)</li> <li>Channel search support</li> </ul>		
CAN clock source	Peripheral module clock (PCLK)	CAN clock (CANMCLK)	
Test mode	<ul> <li>Three test modes for user evaluation</li> <li>Listen-only mode</li> <li>Self-test mode 0 (external loopback)</li> <li>Self-test mode 1 (internal loopback)</li> </ul>	<ul> <li>Test function for user evaluation</li> <li>Listen-only mode</li> <li>Self-test mode 0 (external loopback)</li> <li>Self-test mode 1 (internal loopback)</li> <li>RAM test (read/write test)</li> </ul>	



Register Symbol	Bit Symbol	RX62T	RX24/24U
CTLR		Control register	Register not available
BCR		Bit configuration register	Register not available
MKRi		Mask register i	Register not available
		(i = 0  to  7)	-
FIDCR0		FIFO received ID compare register 0	Register not available
FIDCR1		FIFO received ID compare register 1	Register not available
MKIVLR		Mask invalid register	Register not available
MBj		Mailbox register j (j = 0 to 31)	Register not available
MIER		Mailbox interrupt enable register	Register not available
MCTLj		Message control register j (j = 0 to 31)	Register not available
RFCR		Receive FIFO control register	Register not available
RFPCR	—	Receive FIFO pointer control register	Register not available
TFCR		Transmit FIFO control register	Register not available
TFPCR		Transmit FIFO pointer control register	Register not available
STR		Status register	Register not available
MSMR		Mailbox search mode register	Register not available
MSSR		Mailbox search status register	Register not available
CSSR		Channel search support register	Register not available
AFSR	_	Acceptance filter support register	Register not available
EIER		Error interrupt enable register	Register not available
EIFR		Error interrupt source judge register	Register not available
RECR		Receive error count register	Register not available
FECR		Transmit error count register	Register not available
ECSR		Error code store register	Register not available
ſSR		Time stamp register	Register not available
TCR		Test control register	Register not available
CFGL		Register not available	Bit configuration register L
CFGH		Register not available	Bit configuration register H
CTRL		Register not available	Control register L
CTRH		Register not available	Control register H
STSL		Register not available	Status register L
STSH		Register not available	Status register H
ERFLL		Register not available	Error flag register L
ERFLH		Register not available	Error flag register H
GCFGL		Register not available	Global configuration register L
GCFGH		Register not available	Global configuration register H
GCTRL		Register not available	Global control register L
GCTRH		Register not available	Global control register H
GSTS		Register not available	Global status register
GERFLL		Register not available	Global error flag register

Table 4.44 Points of Difference between I/O Registers Related to CAN Modules



Register Symbol	Bit Symbol	RX62T	RX24/24U
GTINTSTS		Register not available	Global transmit interrupt status register
GTSC		Register not available	Timestamp register
GAFLCFG	—	Register not available	Receive rule number configuration register
GAFLIDLj		Register not available	Receive rule entry register jAL (j = 0 to 15)
GAFLIDHj	—	Register not available	Receive rule entry register jAH (j = 0 to 15)
GAFLMLj		Register not available	Receive rule entry register jBL (j = 0 to 15)
GAFLMHj	_	Register not available	Receive rule entry register jBH (j = 0 to 15)
GAFLPLj		Register not available	Receive rule entry register jCL (j = 0 to 15)
GAFLPHj	_	Register not available	Receive rule entry register jCH (j = 0 to 15)
RMNB		Register not available	Receive buffer number configuration register
RMND0	_	Register not available	Receive buffer receive complete flag register
RMIDLn		Register not available	Receive buffer register nAL (n = 0 to 15)
RMIDHn		Register not available	Receive buffer register nAH (n = 0 to 15)
RMTSn	_	Register not available	Receive buffer register nBL (n = 0 to 15)
RMPTRn	_	Register not available	Receive buffer register nBH (n = 0 to 15)
RMDF0n		Register not available	Receive buffer register nCL (n = 0 to 15)
RMDF1n		Register not available	Receive buffer register nCH (n = 0 to 15)
RMDF2n		Register not available	Receive buffer register nDL (n = 0 to 15)
RMDF3n		Register not available	Receive buffer register nDH (n = 0 to 15)
RFCCm	_	Register not available	Receive FIFO control register m (m = 0 or 1)
RFSTSm		Register not available	Receive FIFO status register m (m = 0 or 1)
RFPCTRm	—	Register not available	Receive FIFO pointer control register m (m = 0 or 1)
RFIDLm		Register not available	Receive FIFO access register mAL (m = 0 or 1)
RFIDHm		Register not available	Receive FIFO access register mAH (m = 0 or 1)
RFTSm		Register not available	Receive FIFO access register mBL (m = 0 or 1)
RFPTRm		Register not available	Receive FIFO access register mBH (m = 0 or 1)



Register Symbol	Bit Symbol	RX62T	RX24/24U
RFDF0m	—	Register not available	Receive FIFO access register mCL (m = 0 or 1)
RFDF1m		Register not available	Receive FIFO access register mCH (m = 0 or 1)
RFDF2m		Register not available	Receive FIFO access register mDL (m = 0 or 1)
RFDF3m		Register not available	Receive FIFO access register mDH (m = 0 or 1)
CFCCL0		Register not available	Transmit/receive FIFO control register 0L
CFCCH0	—	Register not available	Transmit/receive FIFO control register 0H
CFSTS0	—	Register not available	Transmit/receive FIFO status register 0
CFPCTR0	—	Register not available	Transmit/receive FIFO pointer control register 0
CFIDL0	—	Register not available	Transmit/receive FIFO access register 0AL
CFIDH0	—	Register not available	Transmit/receive FIFO access register 0AH
CFTS0	—	Register not available	Transmit/receive FIFO access register 0BL
CFPTR0	—	Register not available	Transmit/receive FIFO access register 0BH
CFDF00	—	Register not available	Transmit/receive FIFO access register 0CL
CFDF10		Register not available	Transmit/receive FIFO access register 0CH
CFDF20	—	Register not available	Transmit/receive FIFO access register 0DL
CFDF30	—	Register not available	Transmit/receive FIFO access register 0DH
RFMSTS	—	Register not available	Receive FIFO message lost status register
CFMSTS	—	Register not available	Transmit/receive FIFO message lost status register
RFISTS	—	Register not available	Receive FIFO interrupt status register
CFISTS		Register not available	Transmit/receive FIFO receive interrupt status register
ТМСр		Register not available	Transmit buffer control register p (p = 0 to 3)
TMSTSp		Register not available	Transmit buffer status register p (p = 0 to 3)
TMTRSTS		Register not available	Transmit buffer transmit request status register
TMTCSTS		Register not available	Transmit buffer transmit complete status register
TMTASTS	_	Register not available	Transmit buffer transmit abort status register
TMIEC		Register not available	Transmit buffer interrupt enable register



Register Symbol	Bit Symbol	RX62T	RX24/24U
TMIDLp	_	Register not available	Transmit buffer register pAL
			(p = 0 to 3)
TMIDHp		Register not available	Transmit buffer register pAH
			(p = 0 to 3)
TMPTRp		Register not available	Transmit buffer register pBH
			(p = 0 to 3)
TMDF0p		Register not available	Transmit buffer register pCL
			(p = 0 to 3)
TMDF1p		Register not available	Transmit buffer register pCH
			(p = 0 to 3)
TMDF2p		Register not available	Transmit buffer register pDL
			(p = 0 to 3)
TMDF3p		Register not available	Transmit buffer register pDH
			(p = 0 to 3)
THLCC0		Register not available	Transmit history buffer control
			register
THLSTS0		Register not available	Transmit history buffer status
			register
THLACC0		Register not available	Transmit history buffer access
		<b>B</b> 14 4 111	register
THLPCTR0		Register not available	Transmit history buffer pointer
GRWCR		Desister net eveileble	control register
GRWCR		Register not available	Global RAM window control register
GTSTCFG		Register not available	Global test configuration register
GTSTCFG		Register not available	Global test control register
GLOCKK		Register not available	Global test control register Global test protection unlock
GLUUNN		Register not available	register
RPGACCr		Register not available	RAM test register r
			(r = 0  to  127)



## 4.4.19 Serial Peripheral Interface

Table 4.45 lists the points of difference between the serial peripheral interfaces, and Table 4.46 lists the points of difference between the I/O registers related to the serial peripheral interfaces.

ltem	RX62T	RX24T and RX24U
Bit rate	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from 4 to 4,096).</li> <li>In slave mode, the minimum PCLK clock divided by 8 can be input as RSPCK (the maximum frequency of RSPCK is PCLK divided by 8). Width at high level: 4 cycles of PCLK; width at low level: 4 cycles of PCLK</li> </ul>	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLK (the division ratio ranges from 2 to 4,096).</li> <li>In slave mode, the minimum PCLK clock divided by 6 can be input as RSPCK (the maximum frequency of RSPCK is PCLK divided by 6). Width at high level: 3 cycles of PCLK; width at low level: 3 cycles of PCLK</li> </ul>
Error detection	<ul> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> </ul>	<ul> <li>Mode fault error detection</li> <li>Overrun error detection</li> <li>Parity error detection</li> <li>Underrun error detection</li> </ul>
Control in master transfer	<ul> <li>Transfers of up to eight commands can be performed sequentially in looped execution.</li> <li>For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB-first, burst, RSPCK delay, SSL negation delay, and next-access delay</li> <li>A transfer can be initiated by writing to the transmit buffer.</li> <li>The MOSI signal value when SSL is negated can be specified.</li> </ul>	<ul> <li>Transfers of up to eight commands can be performed sequentially in looped execution.</li> <li>For each command, the following can be set: SSL signal value, bit rate, RSPCK polarity/phase, transfer data length, LSB/MSB-first, burst, RSPCK delay, SSL negation delay, and next-access delay</li> <li>A transfer can be initiated by writing to the transmit buffer.</li> <li>The MOSI signal value when SSL is negated can be specified.</li> <li>RSPCK auto-stop function</li> </ul>
Interrupt sources	Interrupt sources: Receive buffer full interrupt Transmit buffer empty interrupt RSPI error interrupt (mode fault, overrun, parity error) RSPI idle interrupt (RSPI idle)	Interrupt sources: Receive buffer full interrupt Transmit buffer empty interrupt RSPI error interrupt (mode fault, overrun, underrun, parity error) RSPI idle interrupt (RSPI idle)
Other functions	<ul><li>Function for initializing the RSPI</li><li>Loopback mode function</li></ul>	<ul> <li>Function for switching between CMOS output and open-drain output</li> <li>Function for initializing the RSPI</li> <li>Loopback mode function</li> </ul>

Table 4.45	5 Points of Difference between Serial Peripheral Interfaces
------------	---



enable bit

			•
<b>Register Symbol</b>	Bit Symbol	RX62T	RX24T and RX24U
SPSR	UDRF	Reserved	Underrun error flag
SPDCR	SLSEL[1:0]	SSL pin output select bits	Reserved
SPCR2	SCKASE	Reserved	RSPCK auto-stop function

 Table 4.46
 Points of Difference between I/O Registers Related to Serial Peripheral Interfaces

# 4.4.20 12-Bit A/D Converter

Table 4.47 lists the points of difference between the 12-bit A/D converters, and Table 4.48 lists the points of difference between the I/O registers related to the 12-bit A/D converters.

ltem	RX62T	RX24T and RX24U
Number of units	2 units	<mark>3</mark> units
Input channels	8 channels (4 channels × 2 units)	22 channels (20 channels on 100-pin version of RX24U)
Extended analog function	_	Internal reference voltage (S12AD2 only)
A/D conversion method	Successive approximation method	Successive approximation method
Resolution	12 bits	12 bits
Conversion time	<ul> <li>1.0 µs per channel (when operating with A/D conversion clock ADCLK = 50 MHz and AVCC0 = 4.0 V to 5.5 V)</li> <li>2.0 µs per channel (when operating with A/D conversion clock ADCLK = 25 MHz and AVCC0 = 3.0 V to 3.6 V)</li> </ul>	<ul> <li>1.0 µs per channel (when operating with A/D conversion clock ADCLK = 40 MHz)</li> </ul>
A/D conversion clock	Settable to PCLK divided by 1, 2, 4, or 8 (ADCSR.CKS[1:0]).	Settable to system clock divided by 1, 2, 4, 8, 16, 32, or 64 (SCKCR.PCKD[3:0]).
		Peripheral module clock PCLK and A/D conversion clock ADCLK can be set so that the frequency ratio is one of the following: PCLK:ADCLK frequency ratio = 1:1, 1:2, 2:1, 4:1, 8:1 ADCLK is set using the clock generation circuit.

Table 4.47 Points of Difference between 12-Bit A/D Converters



Item	RX62T	RX24T and RX24U
Item Data register	<ul> <li>RX62T</li> <li>10 registers for analog input</li> <li>1 register per unit for self- diagnostics</li> <li>The results of A/D conversion are stored in 12-bit A/D data registers.</li> <li>Output with 12-bit accuracy supported for A/D conversion results.</li> </ul>	<ul> <li>22 registers for analog input, 1 for A/D-converted data duplication in double trigger mode, and 2 for A/D- converted data duplication during extended operation in double trigger mode</li> <li>1 register for internal reference voltage</li> <li>1 register per unit for self- diagnostics</li> <li>The results of A/D conversion are stored in 12-bit A/D data registers.</li> <li>Output with 12-bit accuracy supported for A/D conversion results.</li> <li>The value obtained by adding up A/D-converted results is stored as a value (number of conversion accuracy bits + 2 bits/4 bits) in the A/D data registers in A/D-converted value addition mode.</li> <li>Double trigger mode (selectable in single scan and group scan modes): The first piece of A/D-converted</li> </ul>
		input data on one selected channel is stored in the duplication register that is prepared for each type of trigger.
Operating mode	Single mode: Analog inputs of one     shapped are converted only ones	
	<ul> <li>channel are converted only once.</li> <li>Single-cycle scan mode: Analog inputs of up to four channels are converted only once.</li> </ul>	• Single scan mode: A/D conversion is performed only once on the analog inputs of user-selected channels. A/D conversion is performed only once on the internal reference voltage (S12AD2).
	Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of up to 4 channels.	<ul> <li>Continuous scan mode: A/D conversion is performed repeatedly on the analog inputs of user- selected channels.</li> </ul>



Item	RX62T	RX24T and RX24U
Operating mode	<ul> <li>2-channel scan mode: Channels in each unit are divided into two groups and the conversion startup source can be selected separately for each group.</li> </ul>	<ul> <li>Group scan mode: Either two (A and B) or three (A, B, and C) groups may be selected. (When the number of groups selected is two, only the combination of group A and group B is selectable.) The user-selected channels are divided among group A and group B or among group A, group B, and group C, and and A/D conversion of the analog inputs selected on a group basis is performed only once. The scanning start conditions (synchronous triggers) can be selected independently for group A, group B, and group C, allowing conversion to start at a different time for each group.</li> <li>Group scan mode (with group priority control selected): If a trigger for a higher-priority group occurs when A/D conversion on a lower-priority group is in progress, scanning of the lower-priority group is stopped and scanning of the higher-priority group restarts (rescan) after scanning of the lower-priority group restarts (rescan) after scanning finishes of group A (high priority), group B (middle priority), and group C (low priority). For rescanning, a setting is available to specify whether to start from the first of the selected channels or from the next unscanned channel after the last channel on which A/D conversion completed.</li> </ul>
A/D conversion start	Software trigger	Software trigger
conditions	<ul> <li>Synchronous trigger Conversion start is triggered by the multi-function timer pulse unit 3 (MTU3) or the general PWM timer (GPT).</li> <li>Asynchronous trigger A/D conversion can be externally triggered from the ADTRG0# pin for S12AD0 and from the ADTRG1# pin for S12AD1.</li> </ul>	<ul> <li>Synchronous trigger Conversion start is triggered by the multi-function timer pulse unit 3 (MTU3d), the general PWM timer (GPT), or the 8-bit timer (TMR).</li> <li>Asynchronous trigger A/D conversion can be triggered by the ADTRG0# (S12AD), ADTRG1# (S12AD1), or ADTRG2# (S12AD2) pin (separately for each of three units).</li> </ul>



ltem	RX62T	RX24T and RX24U
Functions	<ul> <li>Channel-dedicated sample-and- hold function (3 channels per unit)</li> </ul>	<ul> <li>Channel-dedicated sample-and- hold function (3 channels on S12AD1 only)</li> <li>Variable sampling state count</li> </ul>
	<ul> <li>Self-diagnostic function for 12-bit A/D converter</li> </ul>	<ul> <li>Self-diagnostic function for 12-bit A/D converter</li> </ul>
	<ul> <li>Input signal amplification function using programmable gain amplifier (3 channels per unit)</li> </ul>	<ul> <li>Input signal amplification function using programmable gain amplifier (1 channel/S12AD, 3 channels/S12AD1)</li> </ul>
	<ul> <li>Window comparator function (3 channels per unit)</li> </ul>	—
	_	<ul> <li>Selectable A/D-converted value adding mode or averaging mode</li> </ul>
		Analog input disconnection assist detection function (discharge function/precharge function)
	—	• Double trigger mode (duplication of A/D conversion data)
	—	<ul> <li>Automatic clear function for A/D data registers</li> </ul>



ltem	RX62T	RX24T and RX24U
Interrupt source	<ul> <li>An interrupt request (S12ADI) can be generated on completion of A/D conversion in each unit.</li> </ul>	<ul> <li>In modes other than double trigger mode and group scan mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a single scan (separately for each of three units).</li> </ul>
		<ul> <li>In double trigger mode, an A/D scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a double scan (separately for each of three units).</li> </ul>
		<ul> <li>In group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of a group A scan. On completion of a group B scan a dedicated group B scan end interrupt request (GBADI, GBADI1, or GBADI2) can be generated, and on completion of a group C scan a dedicated group C scan end interrupt request (GCADI, GCADI1, or GCADI2) can be generated.</li> </ul>
		<ul> <li>When double trigger mode is selected in group scan mode, a scan end interrupt request (S12ADI, S12ADI1, or S12ADI2) can be generated on completion of two scans of group A. On completion of two scans of group B or C a dedicated group B or group C scan end interrupt request (GBADI/GCADI, GBADI1/GCADI1, GBADI2/GCADI2) can be generated.</li> </ul>
	<ul> <li>A S12ADI interrupt can activate the data transfer controller (DTC).</li> </ul>	<ul> <li>The S12ADI/S12ADI1/S12ADI2, GBADI/GBADI1/GBADI2, GCADI/GCADI1/GCADI2 interrupts can activate the data transfer controller (DTC).</li> </ul>
	• An interrupt request (CMPI) can be generated when comparator detection occurs (can also be used for a POE source).	_



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
ADDBLDR		Register not available	A/D data duplication register
ADDBLDRA		Register not available	A/D data duplication register A
ADDBLDRB		Register not available	A/D data duplication register B
ADOCDR	_	Register not available	A/D internal reference voltage data register
ADCSR	DBLANS[4:0]	Not available	Double trigger channel select bits
	GBADIE	Not available	Group B scan end interrupt enable bit
	DBLE	Not available	Double trigger mode select bit
	EXTRG	Trigger select bit (b0)	Trigger select bit (b8)
	TRGE	Trigger enable bit (b1)	Trigger start enable bit (b9)
	CKS[1:0]	Clock select bits (b3 b2)	Not available
	ADIE	A/D conversion end interrupt enable bit (b4)	Scan end interrupt enable bit (b12)
	ADCS[1:0]	A/D conversion mode select bits b6 b5	Scan mode select bits b14 b13
		0 0: Single mode	0 0: Single scan mode
		0 1: Single-cycle scan mode	0 1: Group scan mode
		1 0: Continuous scan mode	1 0: Continuous scan mode
		1 1: 2-channel scan mode	1 1: Setting prohibited
	ADST	A/D start bit (b7)	A/D conversion start bit (b15)
ADANS		A/D channel select register	Register not available
ADANSA0		Register not available	A/D channel select register A0
ADANSA1		Register not available	A/D channel select register A1
ADANSB0		Register not available	A/D channel select register B0
ADANSB1		Register not available	A/D channel select register B1
ADANSC0		Register not available	A/D channel select register C0
ADANSC1		Register not available	A/D channel select register C1
ADADS0		Register not available	A/D-converted value addition/average function channel select register 0
ADADS1		Register not available	A/D-converted value addition/average function channel select register 1
ADADC		Register not available	A/D-converted value addition/average count select register
ADCER	SHBYP	Dedicated sample-and-hold circuit select bit	Reserved
	ADPRC[1:0]	A/D data register bit precision set bits	Reserved
	ACE	Automatic clearing enable bit	A/D data register automatic clearing enable bit
	ADIE2	2-channel scan interrupt select bit	Reserved
	ADIEW	Double trigger interrupt select bit	Reserved

Table 4.48 Points of Difference between I/O Registers Related to 12-Bit A/D Converters



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
ADSTRGR	ADSTRS0[4:0]	A/D start trigger group 0 select bits (b0-b4)	Not available
	TRSB[5:0]	Not available	A/D conversion start trigger for group B select bits (b0-b5)
	ADSTRS1[4:0]	A/D start trigger group 1 select bits (b8-b12)	Not available
	TRSA[5:0]	Not available	A/D conversion start trigger select bits (b8-b13)
ADPG	_	A/D programmable gain amplifier register	Register not available
ADCMPMD0		Comparator operating-mode selection register 0	Register not available
ADCMPMD1	_	Comparator operating-mode selection register 1	Register not available
ADCMPNR0	_	Comparator filter-mode register 0	Register not available
ADCMPNR1		Comparator filter-mode register 1	Register not available
ADCMPFR		Comparator detection flag register	Register not available
ADCMPSEL		Comparator interrupt selection register	Register not available
ADEXICR		Register not available	A/D conversion extended input control register
ADGCTRGR	_	Register not available	A/D group C trigger select register
ADSHCR		Register not available	A/D sample-and-hold circuit control register
ADDISCR	—	Register not available	A/D disconnection detection control register
ADGSPCR	—	Register not available	A/D group scan priority control register
ADPGACR		Register not available	A/D programmable gain amplifier control register
ADPGAGS0	—	Register not available	A/D programmable gain amplifier gain setting register 0

### 4.4.21 RAM

Table 4.49 lists the points of difference between the RAM modules.

#### Table 4.49 Points of Difference between RAM Modules

ltem	RX62T	RX24T and RX24U
RAM capacity	16 KB or 8 KB	32 KB or 16 KB* <sup>1</sup>
RAM address		0000 0000h to 0000 7FFFh (32 KB)
	0000 0000h to 0000 3FFFh (16 KB)	0000 0000h to 0000 3FFFh (16 KB)
	0000 0000h to 0000 1FFFh (8 KB)	<u> </u>

Note 1. RX24T Group only



# 4.4.22 Flash Memory

Table 4.50 lists the points of difference between the flash memory modules, and Table 4.51 lists the points of difference between the I/O registers related to the flash memory modules.

	RX62T		RX24T and RX24U	
Item	Flash Memory for Code Storage	Flash Memory for Data Storage	ROM	E2 DataFlash
Memory space	User area: 256 KB 128 KB 64 KB	Data area: 32 KB 8 KB	User area: 512 KB 384 KB 256 KB (RX24T only) 128 k	Data area: 8 KB
ROM cache Read cycle	High-speed read operation using 1 cycle of ICLK is supported.	A read operation in word or byte units takes 3 cycles of PCLK.	Capacity: 2 KB No ROM wait cycle: when ICLK ≤ 32 MHz, ROM wait cycle when ICLK > 32 MHz	s —
Value after erase	Can be read as FFFF FFFFh in 32-bit access.	_	FFh	FFh
Interrupt	A flash ready interrupt request (FRDYI) is generated upon completion of FCU command execution (program, P/E suspend, lock bit read 2, peripheral clock notify).	A flash ready interrupt request (FRDYI) is generated upon completion of FCU command execution (program, P/E suspend, blank check, peripheral clock notify).		I) is generated upon are command processing essing.
Programming /erasing method	<ul> <li>On-chip dedicated sequencer (FCU) for programming of the ROM</li> <li>Programming and erasing the ROM are handled by issuing commands to the FCU.</li> <li>The ROM in the erased state can be read as FFFF FFFFh in 32-bit access.</li> </ul>		<ul> <li>implemented: Pr block erase, all-l</li> <li>The following co implemented for area: Start-up ar</li> </ul>	ftware commands are rogram, blank check, block erase
Background operation (BGO) function	<ul><li>data flash while the programmed or era</li><li>Execution of progra ROM is possible w</li></ul>	her than the ROM or ROM is being ased. am code from the	<ul> <li>data flash while the ROM is being programmed or erased.</li> <li>It is possible to run a program located the ROM while the E2 DataFlash is being the ROM while th</li></ul>	
Suspension and resumption functions	or erasure of the R	<i>I</i> when programming OM is suspended. erasure of the ROM		

#### Table 4.50 Points of Difference between Flash Memory Modules



	RX62T		RX24T and RX24U	
ltem	Flash Memory for Code Storage	Flash Memory for Data Storage	ROM	E2 DataFlash
Units of programming and erasure	<ul> <li>Unit of programming for the user area: 256 bytes</li> <li>Units of erasure for the user area: 4 KB (8 blocks), 16 KB (when the ROM size is 256 KB: 14 blocks, when the ROM size is 128 KB: 6 blocks, and when the ROM size is 64 KB: 2 blocks)</li> </ul>	<ul> <li>Unit of programming for the data area: 8 or 128 bytes</li> <li>Unit of erasure for the data area: 2 KB (32 KB data flash: 16 blocks; 8 KB data flash: 4 blocks)</li> </ul>	<ul> <li>Unit of programming for the user area: 8 bytes</li> <li>Unit of erasure for the user area: 2 KB</li> </ul>	<ul> <li>Unit of programming for the data area: 1 byte</li> <li>Unit of erasure for the data area: 1 KB</li> </ul>
On-board programming	<ul> <li>Programming in boot mode</li> <li>The asynchronous serial interface (SCI1) is used.</li> <li>The transfer rate is adjusted automatically.</li> </ul>		<ul> <li>is used.</li> <li>The transfer rate is automatically.</li> <li>Boot mode (FINE inte</li> <li>FINE is used</li> <li>Ability to overwrite</li> </ul>	s serial interface (SCI1) s adjusted
	<ul><li>Programming by a rou flash programming wit</li><li>Ability to overwrite without resetting th</li></ul>	hin the user program ROM/data flash	area can be overw flash programming	the user area and data written by means of a proutine in a user esetting the system
Off-board programming	A PROM — programmer can be used to program the user area.		The user area can be flash programmer (se parallel programmer) RX24T Group.	rial programmer or
Software- controlled protection function	The FENTRYR. FENTRY0 bit, FWEPROR.FLWE [1:0] bits, and lock bits can be used to prevent unintentional programming.	The FENTRYR. FENTRYD bit, FWEPROR.FLWE [1:0] bits, and DFLREk and DFLWEk registers, can be used to prevent unintentional programming (k = 0 or 1).	The FENTRYR. FENTRY0 bit can be used to prevent unintentional programming.	The FENTRYR. FENTRYD bit can be used to prevent unintentional programming.
Error protection function	Prevents further progra after the detection of a during programming o	bnormal operation	_	



	RX62T			RX24T and RX24U		
Item	Flash Memory for Code Storage	Flash Memory for Data Storage	ROM	E2 DataFlash		
ID code protection	e • This function can be used to prevent		<ul> <li>Connection with the serial programmer in boot mode can be enabled or disabled using ID codes in boot mode.</li> <li>ID codes can be used for control when connected to an on-chip debugging emulator.</li> <li>Control by ROM code is possible when connecting a parallel programmer.</li> </ul>			
Start-up program protection function	_	_		s used to safely rewrite blocks		
Area protection			selected block	enables rewriting only the ks in the user area and ng to the other blocks during ning.		

Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
FMODR		Flash mode register	Register not available
FASTAT		Flash access status register	Register not available
FAEINT		Flash access error interrupt enable register	Register not available
FCURAME		FCU RAM enable register	Register not available
FSTATR0	PRGSPD	Programming suspend status bit (b0)	Not available
	ERERR	Not available	Erase error flag (b0)
	ERSSPD	Erasure suspend status bit (b1)	Not available
	PRGERR	Programming error bit (b4)	Program error flag (b1)
	SUSRDY	Suspend ready bit (b3)	Not available
	BCERR	Not available	Blank check error flag (b3)
	ERSERR	Erasure error bit (b5)	Not available
	EILGLERR	Not available	Extra area illegal command error flag (b5)
	ILGLERR	Illegal command error bit (b6)	Reserved
	FRDY	Flash ready bit (b7)	Reserved
FSTATR1	FLOCKST	Lock bit status bit	Reserved
	FRDY	Reserved	Flash ready flag
	FCUERR	FCU error bit (b7)	Not available
	EXRDY	Not available	Extra area ready flag (b7)
FRDYIE		Flash ready interrupt enable register	Register not available
FENTRYR	FENTRYD	Data flash P/E mode entry bit	E2 DataFlash P/E mode entry bit
FPROTR		Flash protection register	Register not available
FRESETR	FRKEY[7:0]	Key code	Reserved
FCMDR	_	FCU command register	Register not available
FCPSR		FCU processing switching register	Register not available
FPESTAT		Flash P/E status register	Register not available



Register Symbol	Bit Symbol	RX62T	RX24T and RX24U
PCKAR		Peripheral clock notification register	Register not available
FWEPROR	_	Flash write erase protection register	Register not available
DFLRE0		Data flash read enable register 0	Register not available
DFLRE1		Data flash read enable register 1	Register not available
DFLWE0	_	Data flash programming/erasure enable register 0	Register not available
DFLWE1		Data flash programming/erasure enable register 1	Register not available
DFLBCCNT		Data flash blank check control register	Register not available
DFLBCSTAT		Data flash blank check status register	Register not available
DFLCTL		Register not available	E2 DataFlash control register
FPR		Register not available	Protection unlock register
FPSR		Register not available	Protection unlock status register
FPMCR		Register not available	Flash P/E mode control register
FISR		Register not available	Flash initial setting register
FASR		Register not available	Flash area select register
FCR		Register not available	Flash control register
FEXCR		Register not available	Flash extra area control register
FSARH		Register not available	Flash processing start address register H
FSARL		Register not available	Flash processing start address register L
FEARH		Register not available	Flash processing end address register H
FEARL		Register not available	Flash processing end address register L
FWBn (n = 0 to 3)		Register not available	Flash write buffer n register
FEAMH		Register not available	Flash error address monitor register H
FEAML		Register not available	Flash error address monitor register L
FSCMR		Register not available	Flash start-up setting monitor register
FAWSMR		Register not available	Flash access window start address monitor register
FAWEMR		Register not available	Flash access window end address monitor register
UIDRn (n = 0 to 3)		Register not available	Unique ID register n
ROMCE		Register not available	ROM cache enable register
ROMCIV		Register not available	ROM cache disable register



## 5. Reference Documents

User's Manual: Hardware

RX62T Group, RX62G Group User's Manual: Hardware Rev.2.00 (R01UH0034EJ0200) (The latest version can be downloaded from the Renesas Electronics website.)

RX24T Group User's Manual: Hardware Rev.2.00 (R01UH0576EJ0200) (The latest version can be downloaded from the Renesas Electronics website.)

RX24U Group User's Manual: Hardware Rev.1.00 (R01UH0658EJ0100) (The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)



# **Compatibility with Technical Updates**

This application note reflects the content of the following technical update. TN-RX\*-A173A/J

# Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



# **Revision History**

mmary
st edition issued
st

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

### 1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
  these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal.
   Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronic
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)

# RENESAS

### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

SALES OFFICES

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

# Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

# Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd.

# TaF, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seou Tel: +82-2-558-3737, Fax: +82-2-558-5141 Seoul, 135-080, Korea