

RL78/G24

Over-Current Protection Using the Timer KB3 Forced Output Stop Function

Introduction

This application note describes an example of using the forced output stop function of RL78/G24 timer KB3. A power supply circuit configured outside the MCU might be placed in the over-voltage or over-current state due to an error such as short-circuit. In such cases, the forced output stop function protects the circuit by setting the timer output to Hi-Z or fixed output state without using CPU program control.

Target Device

RL78/G24

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



RL78/G24

Contents

1.	Overview of Specifications	. 3
2.	Operation Confirmation Conditions	. 5
3.	Hardware Description	.6
3.1	Example of Hardware Configuration	. 6
3.2	List of used Pins	. 6
4.	Software Description	.7
4.1	Smart Configurator Settings	.7
4.1.1	System settings	.7
4.1.2	2 Component Configurations	. 9
4.2	Folder Structure	14
4.3	List of Option Byte Settings	15
4.4	List of Constants	15
4.5	List of Variables	15
4.6	List of Functions	15
4.7	Function Specifications	16
4.8	Flowchart	17
4.8.1	Main Process	17
4.8.2	2 r_Config_ADC_ad0_interrupt function	18
4.8.3	3 r_Config_TKB0_activated0_interrupt function	19
5.	Sample Code	20
6.	Reference Documents	20
Rev	ision History	21



Overview of Specifications 1.

The PWM output function of timer KB3 controls the LED brightness. At this time, the current measurement resistance converts the LED current to voltage, and then the comparator determines whether an over-current condition exists. If an over-current condition is detected, the LED is turned off by fixing the KBO00 output to inactive level.

The duty ratio of timer KB3 is changed according to the input voltage to the P22/ANI2 pin to change the LED current. If increasing the duty ratio causes the over-current detection threshold to be exceeded, timer KB3 is placed in the forced output stop status. One second later, the software generates a forced output stop cancellation trigger to cancel the forced output stop status. However, whenever an over-current condition exists, trigger input is disabled and the forced output stop status is not canceled.

Table 1-1 describes the peripheral functions and their usage. Figure 1-1 shows the system configuration for over-current protection using the forced output stop function 1.

Peripheral Function	Usage			
16-bit timer KB30 (TKB30)	PWM output from the TKBO00 pin and TKBO01 pin			
Comparator (CMP0)	Compares the input voltage and the D/A converter 0 for reference voltage			
D/A Converter (DAC0)	Sets the over current detection threshold			
A/D converter	Perform A/D conversion of analog input voltage of the			

Table 1-1 Peripheral Functions and Their Usage

(Advanced mode enabled)

Figure 1-1 System Configuration for Over-Current Protection Using Forced Output Stop Function 1

P22/ANI2 pin



Note By using "RL78/G24 DC/DC LED DC/DC LED Control Evaluation Board", it is possible to operate the evaluation board standalone without the need for circuit assembly. For details, please refer to "RL78 Family RTK7RLG240P00000BJ RL78/G24 DC/DC LED Control Evaluation Board User's Manual".



Figure 1-2 shows an example of over-current protection output using forced output stop function 1.

- (1) TKBO00 of timer KB3 is set to PWM output.
- (2) When the comparator detects a voltage higher than the reference voltage, COMP0 is set to High.
- (3) Upon detection of the rising edge in (2), TKBO00 after control is set to Hi-Z output.
- (4) Writing 1 to the cancellation trigger (TKBPAHTT00 bit) is disabled in the over current state.
- (5) When the voltage drops below the reference voltage, COMP0 is set to Low.
- (6) After (5), writing 1 to the cancellation trigger (TKBPAHTT00 bit) resumes the PWM output from TKBO00.

Figure 1-2 Example of Over-Current Protection Output Using Forced Output Stop Function 1





2. Operation Confirmation Conditions

The sample code described in this application note has been confirmed under the following conditions.

Item	Description		
MCU used	RL78/G24 (R7F101GLG)		
Operating frequency	High-speed On-chip Oscillator Clock (f _{HOCO}): 8MHz		
	PLL Oscillator Circuit Output (f _{PLL}): 96MHz		
	• CPU/Periferal Hardware Clock (fclк): 48MHz		
Operating voltage	3.3V (Can operate between 2.7V to 5.5V)		
	LVD0 Operation (V _{LVD0}): Reset Mode		
	Rising edge TYP. 2.97V		
	Falling edge TYP. 2.91V		
Integrated development environment (CS+)	CS+ for CC V8.12.00 Manufactured by Renesas Electronics		
C compiler (CS+)	CC-RL V1.14.00 Manufactured by Renesas Electronics		
Integrated development environment (e ² studio)	e ² studio 2024-10 (24.10.0) Manufactured by Renesas Electronics		
C compiler (e ² studio)	CC-RL V1.14.00 Manufactured by Renesas Electronics		
Integrated development environment (IAR)	IAR Embedded Workbench for Renesas RL78 V5.10.3 Manufactured by IAR Systems		
C compiler (IAR)			
Smart Configurator	V.1.11.0		
Board Support Package	V.1.70		
(r_bsp)			
Emulator	CS+, e ² studio: COM port		
	IAR: E2 Emulator Lite		
Board used	RL78/G24 DC/DC Control Evaluation Board		
	(RTK7RLG240P00000BJ)		



3. Hardware Description

3.1 Example of Hardware Configuration

Figure 3-1 shows the hardware configuration example used in the sample code for this application.





- Note 1. This simplified circuit diagram was created to show an overview of connections only. When actually designing your circuit, make sure the design includes appropriate pin handling and meets electrical characteristic requirements (connect each input-only port to VDD or VSS through a resistor).
- Note 2. Connect any pins whose name begins with EVSS to VSS, and any pins whose name begins with EVDD to VDD, respectively.
- Note 3. VDD must not be lower than the reset release voltage (VLVD0) that is specified for the LVD0.
- Note 4. It is prohibited to fix the TKBO terminal to a Low output using a general-purpose output port because the "RL78/G24 DC/DC LED Control Evaluation Board" controls the P-channel MOSFET. The LED may be damaged due to overcurrent.

3.2 List of used Pins

Table 3-1 shows the pins used and their functions.

Pin Name	I/O	Function
P12 / TKBO00	Output	PWM Output (LED1 control)
P120 / IVCMP0	Input	LED1 Current sensing Analog Input
P22 / ANI2	Input	LED1 Brightness control potentiometer

Table 3-1 Pins Used and Their Functions

Caution: In this application note, only the used pins are processed. When actually designing your circuit, make sure the design includes sufficient pin processing and meets electrical characteristic requirements.



4. Software Description

4.1 Smart Configurator Settings

The following describes the Smart Configurator settings in this sample code. The items and their descriptions in each table in the Smart Configurator settings are contained in the description of the configuration screen.

4.1.1 System settings

The following shows the system settings used in this sample code.

Note that the system settings used in this sample code are the same for integrated development environments e² studio and CS+ but are different for IAR. Specify appropriate settings according to your environment.

Figure 4-1 shows the system settings used in this sample code (e² studio and CS+).

To perform COM port debugging on the RL78/G24 Fast Prototyping Board (RTK7RLG240C00000BJ), you need to appropriately specify the settings in the integrated development environment (e² studio and CS+). For details, see **7.1 Using COM Port Debugging with the e² studio** in the **RL78/G24 Fast Prototyping Board User's Manual (R20UT5091)**.

Figure 4-1 System Configuration (e² studio, CS+)

▼ On-chip debug setting		
On-chip debug operation setting	1	
◯ Unused	 Use emulator 	COM Port
Emulator setting		
○ E2	E2 Lite	Check
Pseudo-RRM/DMM function sett		Chicola
◯ Unused	Used	
Start/Stop function setting		
Unused	⊖ Used	
Monitoring point function setting	9	
Unused	○ Used	
Trace function setting		
O Unused	Used	
Security ID setting		
Use security ID		
Security ID	0x000000000000000000000000000000000000	
Security ID authentication failure	setting	
Do not erase flash memory d	Check	



Figure 4-2 shows the system configurations used in this sample program for IAR.



 On-chip debug setting 		
On-chip debug operation setting		
◯ Unused	Use emulator	○ COM Port
Emulator setting		
○ E2	💽 E2 Lite	
Pseudo-RRM/DMM function setting		
◯ Unused	🖸 Used	
Start/Stop function setting	Check	
Unused	◯ Used	
Monitoring point function setting		
Unused	◯ Used	
Trace function setting		
◯ Unused	Used	
Security ID setting		
Use security ID		
Security ID	0x000000000000000000000000000000000000	
Security ID authentication failure setting		
 Do not erase flash memory data 	Check	



4.1.2 Component Configurations

This section presents the component configurations used in this sample code.

Item	Content
Component	PWM output
Configuration Name	Config_TKB0
Resource	TKB0
Operation	Standalone mode (period controlled by the TKBCRn0 register)

Table 4-1 Component Configurations (Timer KB3)

Figure 4-3 Configuration of Timer KB3

Count source setting			
Operation clock	CK20		·
Clock source	fKBKC		 Clock frequency: 96000 kHz, fPLL is selected as
PWM output setting Change to "	2"		
PWM period Change to "2	10" ²	μs	 (Actual value: 2)
Duty (TKBO00 output)	10	(%)	(Actual value: 9.896)
Duty (TKBO01 output)	50	(%)	(Actual value: 50)
Delay (TKBO01 output)	10	(%)	(Actual value: 9.896)
A/D conversion start timing signal output function setting			
TKBTGCR0 value	100		
Output setting Check		Chan	ge to "High level"
Default level	High level	Chan	
Active level	Low level	Cnan	ge to "Low level"
Enable TKBO01 output	SOLA IN ALL		
Default level	Low level	v.	
Active level	High level	· · ·	
PWM output smooth start function setting	ingritever		
Please set smooth start initial duty according to following cor 0% < TKBC00 smooth start initial duty < Duty (TKBC00 outp Delay (TKBC01 output) < TKBC01 smooth start initial duty < Enable TKBC00 smooth start function	ut) ≤ 100%	(TKBO01 output)) ≤ 10	9%
TKBO00 smooth start initial duty	10	(%)	(Actual value: 10)
TKBOOD smooth start step width	1	~	
Enable TKBO01 smooth start function			
TKBO01 smooth start initial duty	10	(%)	(Actual value: 9.896)
TKBO01 smooth start step width Forced output stop function setting (TKBO00)	1	(10)	() rener rener ren of
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check	1		
Forced output stop function setting (TKBO00)		out fixed at low level	×
Forced output stop function setting (TKBO00) Enable TKBO00 forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00)	Type 2	out fixed at low level	vange to "Type 2"
Forced output stop function setting (TKBO00) Finable TKBO00 forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTT00) = 1° is invalid. For	Type 2 when the trigger signal is in its hig reed output stop function 1 is cle	out fixed at low level	ange to "Type 2"
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTIO0) = 1 "is invalid. For release trigger (TKBPAHTIO0) = 1 is written while the trigger si	Type 2 when the trigger signal is in its hig reed output stop function 1 is cle ignal is in its low-level period.	out fixed at low level	ange to "Type 2"
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTIO0) = 1 is written while the trigger si Forced output stop function 2 operation (TKBO00)	Type 2 when the trigger signal is in its hig reed output stop function 1 is cle ignal is in its low-level period. Type 1	but fixed at low level	vange to "Type 2" forced output ut stop function
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTIO0) = 1 "is invalid. For release trigger (TKBPAHTIO0) = 1 is written while the trigger si	Type 2 when the trigger signal is in its hig reed output stop function 1 is cle ignal is in its low-level period. Type 1	but fixed at low level	vange to "Type 2" forced output ut stop function
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTIO0) = 1 's invalid. For release trigger (TKBPAHTIO0) = 1 is written while the trigger si Forced output stop function 2 operation (TKB000) Forced output stop function 2 starts with trigger input, and for Function 1 trigger	Type 2 when the trigger signal is in its hig reed output stop function 1 is cle ignal is in its low-level period. Type 1	but fixed at low level	vange to "Type 2" forced output ut stop function
Forced output stop function setting (TKBO00) Finable TKBO00 forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 operation (TKBO00) Forced output stop function 1 starts with trigger input, and w stop function release trigger (IKBPAHTIO0) = 1 is written while the trigger si Forced output stop function 2 operation (TKBO00) Forced output stop function 2 starts with trigger input, and for function 1 trigger INTPO Check	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
Forced output stop function setting (TKBO00) Forced output stop function Using the fixed off function Check Output level selection for function 1 and function 2 Forced output stop function 1 starts with trigger input, and w stop function release trigger (TKBPAHTTO0) = 1' is invalid. For release trigger (TKBPAHTTO0) = 1 is written while the trigger si Forced output stop function 2 starts with trigger input, and for Forced output stop function 2 starts with trigger input, and for Function 1 trigger Check Comparator 0 (Please set Comparator 0	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its low-level period. Type 1 orced output stop function 2 is c INTP21 O) Comparator 1	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its bu-level pariod. Type 1 orced output stop function 2 is c INTP21 0) Comparator 1 INTP21 INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its bu-level pariod. Type 1 orced output stop function 2 is c INTP21 0) Comparator 1 INTP21 INTP21	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its bu-level pariod. Type 1 orced output stop function 2 is c INTP21 0) Comparator 1 INTP21 INTP21	but fixed at low level	vange to "Type 2" forced output ut stop function
	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-revel period. Type 1 orced output stop function 2 is c INTP21 O) Comparator 1 INTP21 Comparator 1	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig read output stop function 1 is de ignal is in its low-revel period. Type 1 orced output stop function 2 is c INTP21 O) Comparator 1 INTP21 Comparator 1	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its bucketon 1 is de ignal is in its bucketon 1 is de introduced particular porced output stop function 2 is of ON Comparator 1 0) Comparator 1 0) Comparator 1 0 INTP21 Comparator 1 0 INTP21 Comparator 1 0 Level 3 (low)	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig ignal is in its bucketon 1 is de ignal is in its bucketon 1 is de introduced particular porced output stop function 2 is of ON Comparator 1 0) Comparator 1 0) Comparator 1 0 INTP21 Comparator 1 0 INTP21 Comparator 1 0 Level 3 (low)	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig reced output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of O O O Comparator 1 O INTP21 O O O O Comparator 1 O Untry 1 Comparator 1 Output is terminated Level 3 (low) Level 3 (low)	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig reced output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is of O O O Comparator 1 O INTP21 O O O O Comparator 1 O Untry 1 Comparator 1 Output is terminated Level 3 (low) Level 3 (low)	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig reed output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is c 0) Comparator 1 0) Comparator 1 0) Comparator 1 0 Level 3 (low) 0 Level 3 (low) 0 Level 3 (low)	but fixed at low level	Torced output ut stop function
	Type 2 when the trigger signal is in its hig reed output stop function 1 is de ignal is in its low-level period. Type 1 orced output stop function 2 is c 0) Comparator 1 0) Comparator 1 0) Comparator 1 0 Level 3 (low) 0 Level 3 (low) 0 Level 3 (low)	but fixed at low level	Torced output ut stop function
	ype 2 when the trigger signal is in its hig red output stop function 1 is de ignal is in its low-level period. ype 1 orced output stop function 2 is c I INTP21 O I Comparator 1 I INTP21 Comparator 1 I INTP21 Comparator 1 U Level 3 (low) output is terminated Level 3 (low) output is activated Level 3 (low) output is activated	but fixed at low level	Torced output ut stop function



Table 4-2 Component Configurations (D/A Converter)

ltem	Content
Component	D/A converter
Configuration Name	Config_DAC0
Resource	DACO

Figure 4-4 Configuration of D/A converter

○ Enable
ting
de setting
\bigcirc Real-time output mode
Change to "92"



Table 4-3 Component Configurations (Comparator)

Item	Content
Component	Comparator
Configuration Name	Config_COMP0
Resource	COMP0

Figure 4-5 Configuration of Comparator

Peference veltage			(Plassa act DACO)
Reference voltage	D/A converter 0 output		(Please set DAC0)
Edge setting			
Rising edge	○ Falling edge		O Both edges
Digital filter setting			
Enable digital filter			
Sampling clock	fCLK, fPLL or fHOCO	\sim	(Sampling frequency: 96000 kH
Output setting			
Use timer window output mode			
Enable output (VCOUT0)			
Output polarity	Normal	\sim	
Interrupt setting Uncheck			
Use comparator 0 interrupt (INTCMP0)			



Table 4-4 Component Configurations (A/D Converter)

Item	Content
Component	A/D Converter
Configuration Name	Config_ADC
Resource	ADC
Operation Mode	Advanced mode

Figure 4-6 Configuration of A/D Converter (1/2)

nfigure		
Comparator operation setting		
 Stop 	Operation	
Resolution setting		
◯ 10 bits	◯ 8 bits	O 12 bits
VREF(+) setting		Check
○ VDD	O AVREFP	Internal reference voltage
VREF(-) setting	Check	
⊖vss	AVREFM	
Simultaneous sampling setting	Check	
Simultaneous sampling	Unused	~
Trigger source	INTTM01 signal	~
First S&H circuit input source	ANIO	~
Second S&H circuit input source	ANI2	
Third S&H circuit input source	ANI3	
Conversion priority	Low	
Operation mode setting		
One-shot select mode		
A/D channel 0 setting Check		
✓ Enable A/D channel 0 (ADS0)		Change to "Software trigger"
Trigger source	Software trigger	~
Input source	ANI2	Change to "ANI2"
Conversion priority	Low	~
A/D channel 1 setting		
Enable A/D channel 1 (ADS1)		
Trigger source	INTRTC signal	\sim
Input source	ANI1	\sim
Conversion priority	Low	



Figure 4-7 Configuration of A/D Converter (2/2)

Enable A/D channel 2 (ADS2)					
Trigger source	ELCITL0 sig	gnal	\sim		
nput source	ANI2		~		
Conversion priority	Low		~		
A/D channel 3 setting					
Enable A/D channel 3 (ADS3)					
Trigger source	Event inpu	t from ELC	\sim		
Input source	ANI3		\sim		
Conversion priority	Low		\sim	i	
Conversion time setting					
Please set fCLK not greater than 48MHz					
Conversion time mode	Normal 1		\sim		
Sampling clock cycles	27 fAD		\sim	Change to "50/fCLK	
Conversion result upper/lower bound value	5		×	(1.0417 µs)	
Conversion time Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value	e setting to INTAD3) wł				
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value	e setting to INTAD3) wł to INTAD3) wł 255				
Conversion result upper/lower bound value Generates an interrupt request (INTADO Generates an interrupt request (INTADO Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check	e setting to INTAD3) wł to INTAD3) wł 255 0	hen ADUL < ADCRn or A	ADLL > ADC		
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check Use A/D channel 0 interrupt (INTAD0)	e setting to INTAD3) wh to INTAD3) wh 255 0 Priority	hen ADUL < ADCRn or A	ADLL > ADCI	Rn	
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check Use A/D channel 0 interrupt (INTAD0) Enable storage of the conversion state in	e setting to INTAD3) wh to INTAD3) wh 255 0 Priority	hen ADUL < ADCRn or A Level 3 (low) r the analog input chanr	ADLL > ADCI	Rn	
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check Use A/D channel 0 interrupt (INTAD0)	e setting to INTAD3) wł 255 0 Priority nformation for Priority	hen ADUL < ADCRn or A Level 3 (low) r the analog input chann Level 3 (low)	ADLL > ADCI	Rn by ADS0 in response to failu	
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check Use A/D channel 0 interrupt (INTAD0) Enable storage of the conversion state in Use A/D channel 1 interrupt (INTAD1)	e setting to INTAD3) wh 255 0 Priority nformation for Priority	hen ADUL < ADCRn or A Level 3 (low) r the analog input chann Level 3 (low)	ADLL > ADCI	Rn by ADS0 in response to failu	
Conversion result upper/lower bound value Generates an interrupt request (INTAD0 Generates an interrupt request (INTAD0 Upper bound (ADUL) value Lower bound (ADLL) value Interrupt setting Check Use A/D channel 0 interrupt (INTAD0) Enable storage of the conversion state in Use A/D channel 1 interrupt (INTAD1) Enable storage of the conversion state in	e setting to INTAD3) wh 255 0 Priority nformation for Priority nformation for Priority	hen ADUL < ADCRn or A Level 3 (low) r the analog input chanr Level 3 (low) r the analog input chanr Level 3 (low)	ADLL > ADCI	Rn by ADS0 in response to failu by ADS1 in response to failu	



4.2 Folder Structure

Table 4-5 shows the structure of the source files/header files used in the sample code. Note that files automatically generated by the integrated development environment and files from the BSP environment are excluded.

Table 4-5 Folder Structure

Folder/File Name	Description	Generated
		by Smart
		Configurator
\r01an7257_tkb3_force_output_stop <dir>^{NOTE 2}</dir>	Sample code folder	
\src <dir></dir>	Program storage folder	
main.c	Sample code source file	
\smc_gen <dir></dir>	Smart configurator generated folder	\checkmark
\Config_ADC <dir></dir>	ADC program storage folder	\checkmark
Config_ADC.c	ADC source file	\checkmark
Config_ADC.h	ADC header file	\checkmark
Config_ADC_user.c	ADC interrupt source file	\checkmark
\Config_COMP0 <dir></dir>	COMP0 program storage folder	\checkmark
Config_COMP0.c	COMP0 source file	\checkmark
Config_COMP0.h	COMP0 header file	\checkmark
Config_COMP0_user.c	COMP0 interrupt source file	√NOTE 1
\Config_DAC0 <dir></dir>	DAC0 program storage folder	\checkmark
Config_DAC0.c	DAC0 source file	\checkmark
Config_DAC0.h	DAC0 header file	\checkmark
Config_DAC0_user.c	DAC0 interrupt source file	√NOTE 1
\Config_TKB0 <dir></dir>	TKB0 program storage folder	\checkmark
Config_TKB0.c	TKB0 source file	\checkmark
Config_TKB0.h	TKB0 header file	\checkmark
Config_TKB0_user.c	TKB0 interrupt source file	\checkmark
¥general <dir></dir>	Initialization and common program storage folder	
¥r_bsp <dir></dir>	BSP program storage folder	
¥r_config <dir></dir>	Program storage folder	

Note: "<DIR>" indicates a directory.

Note 1. This sample code does not use it.

Note 2. The sample code for IAR contains the r01an6893_trd2_pwm.ipcf file. For details on the .ipcf file, please refer to "RL78 Smart Configurator User's Guide: IAR" (R20AN0581).



4.3 List of Option Byte Settings

Table 4-6 shows the option byte settings.

Table 4-6 Option Byte settings

Address	Setting Value	Description
000C0H/040C0H	1110 1111B (EFH)	Watchdog Timer stopped operation
		(Count stops after reset release)
000C1H/040C1H	1111 1011B (FBH)	LVD0 reset mode
		Detection voltage: Rising 2.97V / Falling 2.91V
000C2H/040C2H	1110 1010B (EAH)	Flash operation mode: High-speed main mode.
		High-speed on-chip oscillator frequency: 8MHz
000C3H/040C3H	1000 0101B (85H)	On-chip debug operation allowed

4.4 List of Constants

Constant is not used in the sample code.

4.5 List of Variables

Table 4-7 shows the variables used in the sample code.

Table 4-7 Variables Used in the Sample Code

Variable Name	Туре	Content	Function that used the variables
g_result_buffer0	uint16_t	Channel 0 A/D conversion result storage	r_Config_ADC_ad0_interrupt

4.6 List of Functions

Table 4-8 lists the functions used in the sample code. However, functions generated by the Smart Configurator that have not been modified are excluded.

Table 4-8 List of Functions

Function Name	Description	Source File
main	Main process	main.c
r_Config_ADC_ad0_interrupt	A/D converter channel 0 interrupt process	Config_ADC_user.c
r_Config_TKB0_activated0_interrupt	Interrupt process during forced output stop activation	Config_TKB0_user.c



4.7 Function Specifications

The following describes the function specifications of the sample code.

[Function name] main

Overview	Main processing
Headers	r_smc_entry.h
Declaration	void main (void);
Description	This function specifies the initial settings of the A/D converter, comparator, D/A converter, and TKB30, and generates software triggers.
Arguments	None
Return values	None
Remarks	None

[Function name] r_Config_ADC_ad0_interrupt

Overview	A/D converter channel 0 interrupt processing
Headers	r_cg_macrodriver.h, r_cg_userdefine.h, Config_ADC.h
Declaration	static voidnear r_Config_ADC_ad0_interrupt(void);
Description	When simultaneous update of compare registers is enabled, this function reads the A/D conversion result from the ADCR0 register and then stores the result in the variable of the internal RAM. This function calculates the duty ratio based on the stored conversion results, and then changes the duty ratio of TKB30.
Arguments	None
Return values	None
Remarks	None

[Function name] r_Config_TKB0_activated0_interrupt		
Overview	Interrupt processing when forced output stop is started	
Headers	r_cg_macrodriver.h, r_cg_userdefine.h, Config_TKB0.h	
Declaration	static voidnear r_Config_TKB0_activated0_interrupt(void);	
Description	After one second delay of software from the time a forced output stop occurs, this function generates a trigger to cancel the forced output stop function.	
Arguments	None	
Return values	None	
Remarks	None	



4.8 Flowchart

4.8.1 Main Process

Figure 4-8 shows the flowchart for the main process.

Figure 4-8 Main Process





4.8.2 r_Config_ADC_ad0_interrupt function

Figure 4-9 shows the flowchart of r_Config_ADC_ad0_interrupt function.

Figure 4-9 r_Config_ADC_ad0_interrupt function



Note. For the 16-bit timer KB30, a simultaneous rewrite process is required to activate the value set in the compare register. Since there is a specific procedure for setting the related registers for the simultaneous rewrite, please refer to "RL78/G24 User's Manual: Hardware," section "15.4.4 Batch overwrite operation" for detailed instructions.



4.8.3 r_Config_TKB0_activated0_interrupt function

Figure 4-10 shows the flowchart of r_Config_TKB0_activated0_interrupt function.

Figure 4-10 r_Config_TKB0_activated0_interrupt function





5. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

6. Reference Documents

RL78/G24 User's Manual: Hardware (R01UH0961) RL78 family User's Manual: Software (R01US0015) RL78/G24 Fast Prototyping Board User's Manual (R20UT5091) RL78 Smart Configurator User's Gude: CS+ (R20AN0580) RL78 Smart Configurator User's Gude: e2 studio (R20AN0579) RL78 Smart Configurator User's Gude: IAR (R20AN0581) RL78 family RTK7RLG240P00000BJ RL78/G24 DC/DC LED Control Evaluation Board User's Manual (R20UT5371) (The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

All trademarks and registered trademarks are the property of their respective owners.



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Dec.10.24	1	First Edition



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.