RL78/G14

AD Converter which Uses Timer RJ as Activation Source (SNOOZE mode)

Introduction

This application note explains how to use the A/D converter (SNOOZE mode) which made the Timer RJ using a 16-bit counter the activation source. The A/D conversion can be performed, without activating CPU by use in SNOOZE mode. The changed value is stored in on-chip RAM, and keeps 10 times of the latest A/D conversion values.

Target Device

RL78/G14

When using this application note with other Renesas's MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Contents

1.　Specifications

This application note provides an example of using an A/D converter (SNOOZE mode) which made the Timer RJ of a 16-bit counter the activation source.

The Timer RJ uses F_{IL} (low-speed OCO: TYP. 15 kHz) for count source, and generates an interrupt request every 4 seconds. Moreover, the interrupt request of the Timer RJ becomes a hardware trigger of an A/D converter via an event link controller (ELC).

When executes STOP command after setting "Use the SNOOZE mode function (ACW=1)", it enters in an A/D conversion suspended state in STOP mode. If a hardware trigger is detected by an A/D conversion standby status, shifts to SNOOZE mode and starts the A/D conversion. If an A/D conversion is completed in the state of SNOOZE mode, returns to the normal mode from SNOOZE mode. Then converts the A/D conversion result (shifts data to 6-bit right), and stores a conversion value in on-chip RAM.
Table 1.1 shows peripheral functions and their applications, and Figure 1.1 shows the A/D converter operation outline (SNOOZE mode). In addition, the number at the bottom of Fig. 1.1 shows the processing number in "5.1 Operation Outline".

Table 1.1　Peripheral Functions and Their Applications

| Peripheral Function	Application
A/D converter	Converts analog signal input level of P20/ANI0 pin.

Figure 1.1 A/D Converter SNOOZE Operation Outline

Remark: Refer to "5.1 Operation Outline" for (6) to (10) in the figure 1.1.

2.   Operation Confirmation Conditions

The sample code accompanying this application note has been run and confirmed under the conditions below.

Table 2.1 Operation Confirmation Conditions

Item	Contents
MCU used	RL78/G14 (R5F104PJA)
Operating frequency	• High-speed on-chip oscillator clock: 24 MHz • CPU/peripheral hardware clock: 24 MHz
Operating voltage	5.0 V (can run at a voltage range of 2.9 V to 5.5 V.) LVD operation(V_{LVD}): Reset mode which uses 2.81 V (2.76 V to 2.87 V)
Integrated development environment (CS+)	CS+ for CA,CX V3.00.00 from Renesas Electronics Corp.
C compiler (CS+)	CA78K0R V1.70 from Renesas Electronics Corp.
Integrated development environment (e2studio)	e2studio V3.1.2.10 from Renesas Electronics Corp.
C compiler (e2studio)	KPIT GNURL78-ELF Toolchain V14.03 from Renesas Electronics Corp.

3.   Reference Application Note

For additional information associated with this document, refer to the following application note.

- RL78/G13 Initialization (R01AN0451E) Application note
- RL78/G13 A/D Converter (R01AN0452E) Application note
- RL78/G14 Pulse Output Forced Cutoff Using the Clock Alarm Function and ELC (R01AN1505E) Application note

4.   Description of the Hardware

4.1   Hardware Configuration Example

Figure 5.1 shows an example of hardware configuration that is used for this application note.

Figure 4.1 Hardware Configuration

Notes: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly.
   When designing and implementing an actual circuit, provide proper pin treatment and make sure that the
   hardware's electrical specifications are met (connect the input-dedicated ports separately to V_{DD} or V_{SS} via a resistor).
   2. Connect any pins whose name begins with EV_{SS} to V_{SS} and any pins whose name begins with EV_{DD} to V_{DD}, respectively.
   3. V_{DD} must be held at not lower than the reset release voltage (V_{LVD}) that is specified as LVD.

4.2   List of Pins to be Used

Table 4.1 lists the Pins to be Used and Their Functions.

Table 4.1 Pins to be Used and Their Functions

Pin Name	I/O	Function
P20/ANI0	Input	A/D converter analog input port

5.   Description of the Software

5.1   Operation Outline

This sample code performs A/D conversion on the analog voltage that is input to pin ANI0 by the hardware trigger input in the STOP mode and using the SNOOZE mode of the A/D converter. After A/D conversion is completed, the sample code shifts the result of A/D conversion 6 bits to the right and places the result in the internal RAM.

In addition, the timing by which the following processing is performed is specified in Fig. 1.1 lower part.

(1)   **Initializes the A/D converter.**

<Setup conditions>

- Pin P20/ANI0 is used for the analog input.

- A/D conversion channel selection mode is set to select mode.

- A/D conversion operation mode is set to "one-shot conversion mode".

- A/D conversion trigger mode is set to "hardware trigger wait mode".

- Hardware trigger signal is set to "event signal selected by ELC".

- The A/D conversion end interrupt (INTAD) is used.

(2)   **Initializes Timer RJ (used as hardware trigger of A/D converter).**

<Setup conditions>

- Operation mode is set to "timer mode".

- f_{IL} = 15 kHz(TYP.) is used as the count source.

- Timer RJ counter register 0 is set to "EA5FH" (59999).

(3)   **Initializes ELC.**

<Setup conditions>

- The event generation source of ELC is set to "Timer RJ0 underflow".

- ELC link destination peripheral function is set to "A/D converter".

(4)   **"1" (A/D conversion operation enabled) is set to the ADCE bit of ADM0 register after the end of initialization.**

(5)   **Sets "1" (counter start) to TSTART bit of TRJCR0 register, and sets "1" (interruption processing disabled) to TRJMK0 bit of MK1H register.**

(6)   **Makes the mode SNOOZE mode by setting "1" to AWC bit of ADM2 register.**

(7)   **Moves to the STOP mode, and waits the hardware trigger.**

(8)   **An input of a hardware trigger will start an A/D conversion.**

(9)   **After completing the A/D conversion of the voltage input from pin ANI0, the A/D converter transfers the result of A/D conversion to the ADCR register and generates an A/D conversion end interrupt.**

(10)   **Since an A/D converter will shift to normal operation mode from SNOOZE mode if an A/D conversion end interrupt occurs, "0" is set to the AWC bit of ADM2 register according to it. Then, reads an A/D conversion result from an ADCR register, shifts to 6-bit right, and stores in on-chip RAM.**

(11)   **The sample code returns to step (6) to enter the SNOOZE mode again.**

Note: For the precautions in the use of the device, refer to RL78/G14 User's Manual: Hardware.

5.2   List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

Table 5.1 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer. (Stops counting after the release of the reset state.)
000C1H/010C1H	01111111B	LVD reset mode 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11100000B	HS mode, HOCO clock: 24 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.

5.3   List of Constants

Table 5.2 lists the Constant Used in the Sample Code.

Table 5.2 Constant Used in the Sample Code

Constant	Value	Description
MAX_BUFFER	0AH	Number of buffers to retain A/D conversion results

5.4   List of Variables

Table 5.3 lists the Global Variables.

Table 5.3 Global Variables

Type	Variable Name	Description	Function Used
uint8_t	g_buffer_count	The buffer number to be used	main()
uint16_t	g_result_buffer [MAX_BUFFER]	Area for storing the A/D conversion results	main()

5.5   List of Functions

Table 5.4 lists the functions.

Table 5.4 Functions

Function Name	Outline
R_ADC_Set_OperationOn	Enables the A/D voltage comparator.
R_ADC_Start	Starts waiting for an A/D conversion trigger.
R_ADC_Get_Result	Gets A/D conversion results.
R_ADC_Set_SnoozeOn	Starts Snooze function of A/D conversion.
R_ADC_Set_SnoozeOff	Stops Snooze function of A/D conversion.
R_TMR_RJ0_Start	Starts Timer RJ operation.

5.6   Function Specifications

This section describes the specifications for the functions that are used in the sample code.

[Function Name] R_ADC_Set_OperationOn

Outline	Enable A/D voltage comparator.
Header	r_cg_adc.h
Declaration	void R_ADC_Set_OperationOn(void)
Description	Sets A/D converter operation enabled (ADCE = 1).
Argument	None
Return Value	None
Remarks	None

[Function Name] R_ADC_Start

Outline	Starts waiting for an A/D conversion trigger.
Header	r_cg_adc.h
Declaration	void R_ADC_Start (void)
Description	Clears A/D conversion end interrupt flag (ADIF＝0), and disables A/D conversion end interrupt (ADMK＝0).
Argument	None
Return Value	None
Remarks	None

[Function Name] R_ADC_Get_Result

Outline	Gets A/D conversion results.	
Header	r_cg_adc.h	
Declaration	void R_ADC_Get_Result(uint16_t * const buffer)	
Description	Shifts the A/D conversion results 6 bits to the right and stores the results in the area designated by the argument.	
Argument	buffer	Address of the area for storing the A/D conversion results.
Return Value	None	
Remarks	None	

[Function Name] R_ADC_Set_SnoozeOn

Outline	Starts Snooze function of A/D conversion.
Header	r_cg_adc.h
Declaration	void R_ADC_Set_SnoozeOn(void)
Description	Sets SNOOZE mode function of A/D conversion to use (AWC＝1).
Argument	None
Return Value	None
Remarks	None

[Function Name] R_ADC_Set_SnoozeOff

Outline	Stops Snooze function of A/D conversion.
Header	r_cg_adc.h
Declaration	void R_ADC_Set_SnoozeOff(void)
Description	Sets SNOOZE mode function of A/D conversion to stop (AWC＝0).
Argument	None
Return Value	None
Remarks	None

[Function Name] R_TMR_RJ0_Start

Outline	Starts Timer RJ operation.
Header	r_cg_timer.h
Declaration	void R_TMR_RJ0_Start (void)
Description	Sets Timer RJ operation start (TSTART＝1).
Argument	None
Return Value	None
Remarks	None

5.7　Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.

Figure 5.1 Overall Flow

5.7.1   Initialization Function

Figure 5.2 shows the flowchart for the initialization function.

Figure 5.2 Initialization Function

5.7.2   Initialization System Function

Figure 5.3 shows the flowchart for the system initialization function.

Figure 5.3 Initialization System Function

5.7.3   I/O Port Setup

Figure 5.3 shows the flowchart for I/O port setup.

Figure 5.4 I/O Port Setup

Note 1: Refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN0451E) for the configuration of the unused ports.

Note: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of
any unused input-only ports to V_{DD} or V_{SS} via separate resistors.

Setting up the channel to be used for A/D conversion
- A/D port configuration register (ADPC)
  Switches between A/D converter analog input and port digital I/O.
- Port mode register 2 (PM2)
  Selects I/O mode of PM2.

Symbol: ADPC

7	6	5	4	3	2	1	0
0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0
0	0	0	0	**0**	**0**	**1**	**0**

Bits 3 to 0

ADPC3	ADPC2	ADPC1	ADPC0	Available Analog Input
0	**0**	**1**	**0**	**ANI0**

Symbol: PM2

7	6	5	4	3	2	1	0
PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20
x	x	x	x	x	x	x	**1**

Bit 0

PM20	PM20 I/O Mode Select
0	Output mode (output buffer on)
1	**Input mode (output buffer off)**

Note: For details on the procedure for setting up the registers, refer to RL78/G14 User's Manual: Hardware.

5.7.4   CPU Clock Setup

Figure 5.5 shows the flowchart for setting up the CPU clock.

**Figure 5.5 CPU Clock Setup**

Note: For details on the procedure for setting up the CPU clock (R_CGC_Create ()), refer to the section entitled
    "Flowcharts" in RL78/G13 Initialization Application Note (R01AN0451E).

5.7.5   A/D Converter Setup

Figure 5.6 shows the flowchart for setting up the A/D converter.

```
              ┌─────────────────────────┐
              │       R_ADC_Create()     │
              └─────────────────────────┘
                          │
          ┌───────────────────────────┐
          │ Supply clock to A/D        │    ADCEN bit ← 1: Start supply of input clock.
          │ converter circuit          │
          └───────────────────────────┘
          ┌───────────────────────────┐
          │ Stop A/D converter         │    ADM0 register ← 00H
          └───────────────────────────┘
          ┌───────────────────────────┐
          │ Disable A/D conversion end │    ADMK bit ←1: Disable A/D conversion end interrupts.
          │ interrupts                 │
          └───────────────────────────┘
          ┌───────────────────────────┐
          │ Clear A/D conversion end   │    ADIF bit ←0: Clear interrupt request flag.
          │ interrupt request flag     │
          └───────────────────────────┘
          ┌───────────────────────────┐
          │ Set A/D converter          │    ADPR0 bit ←1
          │ interrupt priority level   │    ADPR1 bit ←1
          └───────────────────────────┘
```

Initialize A/D converter
- Set conversion time to 3 us
- Select select mode
- Select Hardware trigger mode

ADM0 register ← 18H
    FR2-FR0 bits ← 011B: $f_{CLK}/8$ (f_{CLK} = 24MHz)
    ADMD bit ←0: Select mode
ADM1 register ← E1H
    ADTMD1 – ADTMD0 bits ← 11B
                : Hardware trigger wait mode.
    ADSCM ← 1: One-shot conversion mode
    ADTRS1 – ADTRS0 bits ← 01B
                : Event signal which is selected by ELC.

Set up reference voltage source
- 10-bit resolution
- Set + side reference voltage source to V_{DD}
- Set - side reference voltage source to V_{SS}

ADM2 register ← 00H
    ADREFP1 - ADREF0 bits ← 00B: Supply power from VDD
    ADTYP← 0: 10-bit resolution
    ADREFM← 0: Supply power from VSS

Set up upper/lower limit of conversion result comparison
- Set upper limit comparison to FFH
- Set lower limit comparison to 00H

ADUL register ← FFH
    Sets the upper limit of conversion result comparison.
ADLL register ← 00H
    Sets the lower limit of conversion result comparison.

- Specify analog input channel
  Set analog input channel to ANI0

ADS register ← 00H
    ADS4 - ADS0 bits ← 00000B
    ADISS bit ← 0

```
              ┌─────────────────────────┐
              │          return          │
              └─────────────────────────┘
```

Figure 5.6 A/D Converter Setup Flowchart

Starting the supply of clock to the A/D converter
- Peripheral enable register 0 (PER0)
  Starts the supply of the clock to the A/D converter.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
x	x	**1**	x	x	x	x	x

Bit 5

ADCEN	A/D converter input clock control
0	Stops input clock supply.
1	**Enables input clock supply.**

Setting up the A/D conversion time and operation mode
- A/D converter mode register 0 (ADM0)
  Controls the A/D conversion operation.
  Specifies the A/D conversion channel selection mode.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
x	**0**	**0**	**1**	**1**	**0**	**0**	x

Bit 6

ADMD	Specification of the A/D conversion channel selection mode
0	**Select mode**
1	Scan mode

Bits 5 - 1

ADM0					Mode	Conversion Clock (f_{AD})	The number of Stabilization Wait Clock	The Number of Conversion Clock	Stabilization Wait Time + Conversion Time	Selection of Stabilization Wait Time + Conversion Time (f_{CLK}=24MHz)
FR2	FR1	FR0	LV1	LV2						
0	1	1	0	0	Normal1	f_{CLK}/8	$8f_{AD}$	**19 f_{AD}** (the number of Sampling clock:7 f_{AD})	**216/f_{CLK}**	**9μs**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Setting up the A/D conversion trigger mode

- A/D converter mode register 1 (ADM1)
  Selects the A/D conversion trigger mode.
  Selects the A/D conversion mode.
  Selects the hardware trigger signal.

Symbol: ADM1

7	6	5	4	3	2	1	0
ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
1	**1**	**1**	x	x	x	**1**	**0**

Bit 7 - 6

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
0	x	Software trigger mode
1	0	Hardware trigger no-wait mode
1	**1**	**Hardware trigger wait mode**

Bit 5

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	**One-shot conversion mode**

Bit 1 - 0

ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	End of timer channel 01 count or capture interrupt signal (INTTM01)
0	**1**	**Event signal selected by ELC**
1	0	Real-time clock interrupt signal (INTRTC)
1	1	12-bit interval timer interrupt signal (INTIT)

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Setting up the reference voltage

- A/D converter mode register 2 (ADM2)
  Selection of the + side reference voltage source of the A/D converter.
  Selection of the - side reference voltage source of the A/D converter.
  Checking the upper limit and lower limit conversion result values.
  Specification of the SNOOZE mode.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADYTP
0	**0**	**0**	x	**0**	**0**	**0**	**0**

Bit 7 - 6

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter
0	**0**	**Supplied from V_{DD}.**
0	1	Supplied from P20/AV$_{REFP}$/ANI0.
1	0	Supplied from internal reference voltage (1.45 V).
1	1	Setting prohibited

Bit 5

ADREFM	Selection of the - side reference voltage source of the A/D converter
0	**Supplied from V_{SS}.**
1	Supplied from P21/AV$_{REFM}$/ANI1.

Bit 3

ADRCK	Checking the upper limit and lower limit conversion result values
0	**The interrupt signal (INTAD) is output when the ADLL register ≤ the ADCR register ≤ the ADUL register (AREA1)**
1	Interrupt signal (INTAD) is output when ADCR register < ADLL register and ADUL register < ADCR register.(AREA3)

Bit 2

AWC	Specification of the SNOOZE mode
0	**Do not use the SNOOZE mode function.**
1	Use the SNOOZE mode function.

Bit 0

ADTYP	Selection of the A/D conversion resolution
0	**10-bit resolution**
1	8-bit resolution

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Setting up the conversion result comparison upper limit/lower limit

- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
  Sets up the conversion result comparison upper- and lower-limit values.

Symbol: ADUL

7	6	5	4	3	2	1	0
ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0
1	1	1	1	1	1	1	1

Symbol: ADLL

7	6	5	4	3	2	1	0
ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0
0	0	0	0	0	0	0	0

Specifying the input channel

- Analog input channel specification register (ADS)
  Specifies the input channel for the analog voltage to be subjected to A/D conversion.

Symbol: ADS

7	6	5	4	3	2	1	0
ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
0	x	x	0	0	0	0	0

Bit 7, 4 - 0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AV$_{REFP}$ pin

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Setting up end of A/D conversion interrupts
- Interrupt request flag register (IF1H)
  Clears the interrupt request flag.
- Interrupt mask flag register (MK1H)
  Disables interrupts.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
x	x	x	x	x	x	x	**0**

Bit 0

ADIF	Interrupt request flag
0	**No interrupt request signal is generated.**
1	Interrupt request is generated, interrupt request status.

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK10	TRJMK0	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ITMK	RTCMK	ADMK
x	x	x	x	x	x	x	**1**

Bit 0

ADMK	Interrupt servicing control
0	Interrupt servicing enabled
1	**Interrupt servicing disabled**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.6   Timer RJ Setup

Figure 5.7 shows Timer RJ setup.

Figure 5.7 Setup of Timer RJ

Start supplying clock to Timer RJ

- Peripheral enable register 1 (PER1)
  Starts supplying clock to Timer RJ.

Symbol: PER1

7	6	5	4	3	2	1	0
DACEN	TRGEN	CMPEN	TRD0EN	DTCEN	0	0	TRJ0EN
x	x	x	x	x	x	x	**1**

Bit 0

TRJ0EN	Control of timer RJ0 input clock supply
0	Stops input clock supply.
1	**Enables input clock supply.**

Setup of Timer RJ operation and interrupt level

- Timer RJ control register 0 (TRJCR0)
  Stops Timer RJ counter operation.
  Sets the interrupt cycle.

Symbol: TRJCR0

7	6	5	4	3	2	1	0
0	0	TUNDF	TEDGF	0	TSTOP	TCSTF	TSTART
x	x	x	x	x	x	x	**0**

Bit 0

TSTART	Timer RJ count start
0	**Count stops**
1	Count starts

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Setup of Timer RJ interrupt

- Interrupt request flag register (IF1H)
  Clears interrupt request flag.
- Interrupt mask flag register (MK1H)
  Interrupt processing disabled.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
x	**0**	x	x	x	x	x	x

Bit 6

TRJIF0	Interrupt request flag
0	**No interrupt request signal is generated**
1	Interrupt request is generated, interrupt request status

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK10	TRJMK0	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ITMK	RTCMK	ADMK
x	**1**	x	x	x	x	x	x

Bit 6

TRJMK0	Interrupt servicing control
0	Interrupt servicing enabled
1	**Interrupt servicing disabled**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Timer RJ setup

- Timer RJ mode register 0 (TRJMR0)
  Count source selection and operation mode selection.
- Timer RJ counter register 0 (TRJ0)
  Setup of Timer RJ interrupt cycles.

Symbol: TRJMR0

7	6	5	4	3	2	1	0
0	TCK2	TCK1	TCK0	TEDGPL	TMOD2	TMOD1	TMOD0
x	**1**	**0**	**0**	x	x	x	x

Bit 6 - 4

TCK2	TCK1	TCK0	Timer RJ count source select
0	0	0	f_{CLK}
0	0	1	$f_{CLK}/8$
0	1	1	$f_{CLK}/2$
1	**0**	**0**	**f_{IL}**
1	0	1	Event input from ELC
1	1	0	f_{SUB}
Other than above			Setting prohibited

Bit 2 - 0

TMOD2	TMOD1	TMOD0	Timer RJ operating mode select
0	**0**	**0**	**Timer mode**
0	0	1	Pulse output mode
0	1	0	Event counter mode
0	1	1	Pulse width measurement mode
1	0	0	Pulse period measurement mode
Other than above			Setting prohibited

Symbol: TRJ0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Generation of Timer RJ interrupt (INTTRJ0) $=$ (Setup value of **TRJ0** + 1) $\times$ Count clock period

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

### 5.7.7   ELC Initialization

Figure 5.8 shows ELC initialization.

Figure 5.8 ELC Initialization

Setup of event output destination

- Event output destination select register 13 (ELSELR13)

Symbol: ELSELR13

7	6	5	4	3	2	1	0
0	0	0	0	ELSELR133	ELSELR132	ELSELR131	ELSELR130
x	x	x	x	**0**	**0**	**0**	**1**

Bit 3 - 0

| ELSELR133	ELSELR132	ELSELR131	ELSELR130	Event Link Selection
0	0	0	0	Event link disabled
0	**0**	**0**	**1**	**Link destination peripheral function : A/D converter** **Operation when receiving event : A/D conversion starts**
0	0	1	0	Select operation of peripheral function to link.
0	0	1	1	Select operation of peripheral function to link.
0	1	0	0	Select operation of peripheral function to link.
0	1	0	1	Select operation of peripheral function to link.
0	1	1	0	Select operation of peripheral function to link.
0	1	1	1	Select operation of peripheral function to link.
1	0	0	0	Select operation of peripheral function to link.
1	0	0	1	Select operation of peripheral function to link.

5.7.8   Main Processing

Figure 5.9 shows the main processing.

Figure 5.9 Main Processing

Setup of interrupt request flag

- Interrupt request flag register (IF1H)
  Clears the interrupt request flag.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
x	x	x	x	x	x	x	**0**

Bit 0

ADIF	Interrupt request flag
0	**No interrupt request signal is generated.**
1	Interrupt request is generated, and enters into interrupt request status.

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.9 Operation Start Processing of A/D Converter and Timer RJ

Figure 5.10 shows the operation start processing of A/D converter and Timer RJ.

Figure 5.10 Operation Start Processing of A/D Converter and Timer RJ

5.7.10 Enabling the A/D Voltage Comparator

Figure 5.11 shows the flowchart for enabling the A/D voltage comparator.

Figure 5.11 Enabling the A/D Voltage Comparator

Start of A/D voltage comparator

- A/D converter mode register 0 (ADM0)
  Controls the operation of the A/D voltage comparator.

Symbol: ADM0

7	6	5	4	3	2	1	0
ADCS	ADMD	FR2	FR1	FR0	LV1	LV0	ADCE
x	x	x	x	x	x	x	**1**

Bit 0

ADCE	A/D voltage comparator operation control
0	Stops A/D voltage comparator operation.
1	**Enables A/D voltage comparator operation.**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.11　Start of Waiting for An A/D Conversion Trigger

Figure 5.12 shows the waiting for an A/D conversion trigger.

Figure 5.12 Start of Waiting for An A/D Conversion Trigger

Setting up end of A/D conversion interrupts

- Interrupt request flag register (IF1H)
  Clears the interrupt request flag.
- Interrupt mask flag register (MK1H)
  Disables interrupts.

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
x	x	x	x	x	x	x	**0**

Bit 0

ADIF	Interrupt request flag
0	**No interrupt request signal is generated.**
1	Interrupt request is generated, and enters into interrupt request status.

Symbol: MK1H

7	6	5	4	3	2	1	0
TMMK10	TRJMK0	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ITMK	RTCMK	ADMK
x	x	x	x	x	x	x	**0**

Bit 0

ADMK	Interrupt processing control
0	**Interrupt servicing enabled**
1	Interrupt servicing disabled

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.12   Timer RJ Operation Start

Figure 5.13 shows the Timer RJ operation start.

Figure 5.13 Timer RJ Operation Start

Setup of Timer RJ operation

- Timer RJ control register 0 (TRJCR0)
  Starts Timer RJ counter operation.

Symbol: TRJCR0

7	6	5	4	3	2	1	0
0	0	TUNDF	TEDGF	0	TSTOP	TCSTF	TSTART
x	x	x	x	x	x	x	**1**

Bit 0

TSTART	Timer RJ count start
0	Count stops
1	**Count starts**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.13 Start of Snooze Function of A/D Conversion

Figure 5.14 shows the start of snooze function of A/D conversion.


Figure 5.14 Start of Snooze Function of A/D Conversion

Setup of SNOOZE mode

- A/D converter mode register 2 (ADM2)
  Sets up SNOOZE mode.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADYTP
x	x	x	x	x	**1**	x	x

Bit 2

AWC	SNOOZE mode setup
0	Do not use the SNOOZE mode function.
1	**Use the SNOOZE mode function.**

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.14   Stop Snooze Function of A/D Conversion

Figure 5.15 shows the stop snooze function of A/D conversion.

Figure 5.15 Stops Snooze Function of A/D Conversion

Setup of SNOOZE mode

- A/D converter mode register 2 (ADM2)
  Sets up SNOOZE mode.

Symbol: ADM2

7	6	5	4	3	2	1	0
ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADYTP
x	x	x	x	x	**0**	x	x

Bit 2

AWC	Setup of SNOOZE mode
0	**Do not use the SNOOZE mode function.**
1	Use the SNOOZE mode function.

Note: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

5.7.15   Acquisition of A/D Conversion Result

Figure 5.16 shows the acquisition of A/D conversion result.

R_ADC_Get_Result()

Stores the value that shifted A/D conversion result to the right 6 bits in a variable

g_result_buffer = (ADCR >> 6)
ADCR: 10-bit A/D conversion register
g_result_buffer: Variables on RAM

return

Figure 5.16 Acquisition of A/D Conversion Result

6.　Sample Code

The sample code is available on the Renesas Electronics Website.

7.　Documents for Reference

RL78/G14 User's Manual: Hardware Rev.3.20 (R01UH0186EJ0320)
RL78 Family User's Manual: Software Rev.2.20 (R01US0015EJ0220)
(The latest version can be downloaded from the Renesas Electronics website.)

Technical Updates/Technical News
(The latest information can be downloaded from the Renesas Electronics website.)

All trademarks and registered trademarks are the property of their respective owners.

Revision History

Rev.	Date	Description Page	Summary
1.00	Nov. 7, 2014	—	First edition issued
2.00	Mar. 31, 2015	5	e2studio and IAR information added in Table 2.1
		6	V_{LVI} update to V_{LVD}
		8	Modification of the value of 000C0H/010C0H in Table5.1
		17	Modification of description in Figure 5.6
		23	Modification of description in Figure 5.7
		25	Modify TMMK04 to TMMK10
2.10	Sep. 12, 2022	5	Updated operation check conditions

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.