

# RL78/G13

Serial Array Unit for 3-Wire Serial I/O (Master Transmission/Reception) CC-RL

R01AN2547EJ0201 Rev. 2.01 Sep. 21, 2017

# Introduction

This application note describes how the serial array unit (SAU) performs master transmission and reception by 3-wire serial I/O communication (CSI). Using the CSI, this unit transmits data 0x05 and 0x50 alternately to the slave and receives data from the slave.

### **Target Device**

RL78/G13

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.



# Contents

| 1. Specifications   | 3                                     |
|---|---------------------------------------|
| 2. Operation Check Conditions   | 6                                     |
| 3. Related Application Note   | 6                                     |
| <ul> <li>4. Description of the Hardware</li></ul>   | 7                                     |
| 5.       Description of the Software         5.1       Operation Outline         5.2       List of Option Byte Settings         5.3       List of Constants         5.4       List of Constants         5.4       List of Variables         5.4       List of Variables         5.4       List of Functions         1       5.6         Function Specifications       1         5.7       Flowcharts         1       5.7.1         1.57.2       System Function         1.57.3       I/O Port Setup         1.57.4       CPU Clock Setup         1.57.5       SAU0 Setup         1.57.6       SAU0 Channel 0 (CSI00) Operation Setup         2.57.7       TAU0 Setup         3.57.8       Main Processing         3.57.10       SAU0 Channel 0 Startup         3.57.11       Infinite Loop in Main Processing         3.57.12       CSI00 Data Transmission/Reception Start         3.57.13       CSI00 Transfer End Intervent Processing         3.57.14       CSI00 Transfer End Intervent Processing | 8 9 9 0 1 1 3 3 4 5 7 8 1 1 2 3 4 7 9 |
| <ul> <li>5.7.13 CSI00 Transfer End Interrupt Processing</li></ul>   |                                       |
|   |                                       |
| 7. Documents for Reference  | 2                                     |



# 1. Specifications

The serial array unit (SAU) described in this application note performs master transmission and reception by 3-wire serial I/O communication (CSI). As the CSI master, this unit supplies clock signals to the slave, transmits data 0x05 and 0x50 alternately to the slave, and receives data from the slave.

Table 1.1 lists the peripheral functions to be used and their uses. Figure 1.1 presents an overview of CSI operation. Figures 1.2 and 1.3 show timing charts for explaining the CSI communication.

Table 1.1Peripheral Functions to be Used and Their Uses

| Peripheral Function           | Use                                 |
|-------------------------------|-------------------------------------|
| Serial array unit 0 channel 0 | CSI00 master transmission/reception |
| Timer array unit 0 channel 0  | Interval timer operation            |



Figure 1.1 Overview of CSI Operation





Figure 1.2 Handshake Operation and Communication

- (1) [Software processing] Make sure that the slave is not busy.
- (2) [Software processing] Write transmit data to the SDR00 register and then start CSI00 transmission/reception.
- (3) [Hardware processing] Write data to the SDR00 register, output serial clock signals, and then enter the communication status.
- (4) [Hardware processing] Transfer receive data from the shift register 00 to the SDR00 register and then generate a transfer end interrupt.
- (5) [Software processing] Read the receive data from the SDR00 register.
- Note: If the transmission/reception is restarted before the BUSY signal from the slave rises, the expected results may not be obtained. As an example of master operation to prevent this phenomenon, the timing chart (Figure 1.3) shows operation using the falling edge of the BUSY signal.





Figure 1.3 Example of BUSY Signal Edge Detection in the Master

• BUSY signal edge detection

In this example, the master starts communication upon detection of the falling edge of the BUSY signal from the slave.

- (1) [Software processing in the slave] Write the next transmit data to the master and make the BUSY signal fall.
- (2) [Software processing in the master] Detect the falling edge of the BUSY signal and write transmit data to the SDR00 register.
- (3) [Hardware processing in the master] Start transmission/reception and then output serial clock (SCK) signals.
- (4) [Hardware processing in the master] After completion of the transfer, set the value of shift register 00 in the SDR00 register and then generate a transfer end interrupt (INTCSI00).
- (5) [Software processing in the master] Read the receive data from the SDR00 register.
- (6) [Software processing in the master] Wait until the falling edge of the BUSY signal is detected. Note
- (7) [Software processing in the master] Detect the falling edge of the BUSY signal and then write the transmit data to the SDR00 register.
- Note: If the BUSY signal is held at the high level for a short period, the software may be unable to detect the edge. In this case, input the BUSY signal to an external interrupt pin (such as the INTPO pin) so that the hardware detects the edge.



# 2. Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

| Item  | Description   |
|---|---|
| Microcontroller used  | RL78/G13 (R5F100LEA)  |
| Operating frequency   | <ul> <li>High-speed on-chip oscillator (HOCO) clock: 32 MHz</li> <li>CPU/peripheral hardware clock: 32 MHz</li> </ul>                                       |
| Operating voltage   | 5.0 V (Operation is possible over a voltage range of 2.9 V to 5.5 V.)<br>LVD operation (V <sub>LVD</sub> ): Reset mode which uses 2.81 V (2.76 V to 2.87 V) |
| Integrated development<br>environment (CS+)                   | CS+ V6.00.00 from Renesas Electronics Corp.   |
| C compiler (CS+)  | CC-RL V1.05.00 from Renesas Electronics Corp.   |
| Integrated development<br>environment (e <sup>2</sup> studio) | e <sup>2</sup> studio V5.4.0.018 from Renesas Electronics Corp.   |
| C compiler (e <sup>2</sup> studio)                            | CC-RL V1.05.00 from Renesas Electronics Corp.   |

#### Table 2.1 Operation Check Conditions

# 3. Related Application Note

The application note that is related to this application note is listed below for reference.

- RL78/G13 Initialization (R01AN2575E) Application Note
- RL78/G13 Timer Array Unit Interval Timer (R01AN2576E) Application Note
- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Slave Transmission/Reception) (R01AN2711E) Application Note



#### 4. Description of the Hardware

#### 4.1 Hardware Configuration Example

Figure 4.1 shows an example of hardware configuration that is used for this application note.



#### Figure 4.1 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to  $V_{DD}$  or  $V_{SS}$  via a resistor).
  - 2. Connect any pins whose name begins with  $EV_{SS}$  to  $V_{SS}$  and any pins whose name begins with  $EV_{DD}$  to  $V_{DD}$ , respectively.
  - 3.  $V_{DD}$  must be held at not lower than the reset release voltage ( $V_{LVD}$ ) that is specified as LVD.

#### 4.2 List of Pins to be Used

Table 4.1 lists the pins to be used and their functions.

Table 4.1 Pins to be Used and Their Functions

| Pin Name                     | I/O    | Description               |
|------------------------------|--------|---------------------------|
| P10/SCK00/SCL00              | Output | Serial clock output pin   |
| P11/SI00/RxD0/TOOL RxD/SDA00 | Input  | Data reception pin        |
| P12/SO00/TxD0/TOOLTxD        | Output | Data transmission pin     |
| P00/ANI17/TI00/TxD1          | Input  | BUSY signal detection pin |

# 5. Description of the Software

# 5.1 Operation Outline

The sample program covered in this application note transmits and receives data to and from the corresponding device (slave) via the CSI (master transmission/reception). It supplies clock signals to the slave, transmits data (0x05 or 0x50) to the slave, and receives data from the slave at intervals of about 10 ms. This communication is performed in full-duplex mode.

(1) Initialize SAU0.

<Conditions for setting>

- Use SAU0 channel 0 as the CSI.
- Set the serial clock frequency to about 312,500 Hz.
- Select the single transfer mode as the operation mode.
- Select type 1 as the phase between data and clock signals.
- Set data transfer order to the MSB first.
- The length of data should be 8 bits.
- A serial transfer end interrupt (INTCSI00) should occur in single transfer mode.
- Use the P10/SCK00 pin for clock output and set the initial output value to 1.
- Use the P12/SO00 pin for data output and set the initial output value to 1.
- Use the P11/SI00 pin for data input.
- Enable output for serial communication.
- (2) Controlling the communication interval (10 ms) uses the interval timer function of the timer array unit (TAU) channel 0. The system starts the interval timer and then executes a HALT instruction. When the system is in HALT mode, it waits for the occurrence of a timer interrupt (INTTM00).
- (3) When a timer count end interrupt occurs and moreover the system exits the HALT mode, the system checks whether communication is possible. If the communication is possible, the system transmits/receives data. If no communication is underway and moreover the slave is not busy, the system determines that communication is possible and transmits/receives data.
- (4) When data transmission/reception is already completed or if communication is impossible, the system executes the HALT instruction again. Then, the system enters HALT mode to wait for the occurrence of a timer interrupt (INTTM00).
- Caution: For information about timer array unit setup, refer to the RL78/G13 Timer Array Unit Interval Timer (R01AN2576E) Application Note.



# 5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

#### Table 5.1 Option Byte Settings

| Address       | Value     | Description  |  |
|---------------|-----------|--|--|
| 000C0H/010C0H | 01101110B | Disables the watchdog timer.                             |  |
|               |           | (Stops counting after the release from the reset state.) |  |
| 000C1H/010C1H | 01111111B | LVD reset mode, 2.81 V (2.76 V to 2.87 V)                |  |
| 000C2H/010C2H | 11101000B | HS mode, HOCO: 32 MHz                                    |  |
| 000C3H/010C3H | 10000100B | Enables the on-chip debugger.                            |  |

### 5.3 List of Constants

Table 5.2 lists the constants that are used in this sample program.

| Table 5.2 | Constants for the Sample Program |
|-----------|----------------------------------|
|-----------|----------------------------------|

| Constant                     | Setting | Description   |
|------------------------------|---------|---|
| _0001_TAU_CH0_START_TRG_ON   | 0x0001U | Enables TAU0 channel 0 operation.                             |
| _0100_SAU_CH0_CLOCK_OUTPUT_1 | 0x0100U | Sets the serial clock output value for SAU0 channel 0.        |
| _0001_SAU_CH0_DATA_OUTPUT_1  | 0x0001U | Sets the serial data output value for SAU0 channel 0.         |
| _0001_SAU_CH0_OUTPUT_ENABLE  | 0x0001U | Enables output for SAU0 channel 0 serial<br>communication.    |
| _0001_SAU_CH0_START_TRG_ON   | 0x0001U | Starts SAU0 channel 0 operation.                              |
| _0001_SAU_OVERRUN_ERROR      | 0x0001U | Acquires the overrun error detection flag for SAU0 channel 0. |



# 5.4 List of Variables

Table 5.3 lists the global variables that are used in this sample program.

| Table 5.3 Global Va | riables for the Sample Program |
|---------------------|--------------------------------|
|---------------------|--------------------------------|

| Туре          | Variable Name       | Contents                      | Function Used          |
|---------------|---------------------|-------------------------------|------------------------|
| unsigned char | g_tx_data           | Serial transmit data          | main()                 |
| unsigned char | g_rx_data           | Serial receive data           | main()                 |
| uint8_t       | gp_csi00_rx_address | CSI00 receive buffer address  | R_CSI00_Send_Receive() |
|               |                     |                               | R_CSI00_Interrupt()    |
| uint8_t       | gp_csi00_tx_address | CSI00 transmit buffer address | R_CSI00_Send_Receive() |
|               |                     |                               | R_CSI00_Interrupt()    |
| uint16_t      | g_csi00_tx_count    | CSI00 transmit data size      | R_CSI00_Send_Receive() |
|               |                     |                               | R_CSI00_Interrupt()    |



# 5.5 List of Functions

Table 5.4 summarizes the functions that are used in this sample program.

#### Table 5.4 Functions

| Function Name         | Outline                                    |
|-----------------------|--|
| R_TAU0_Channel0_Start | Starts TAU0 channel 0 operation.           |
| R_CSI00_Start         | Starts CSI00 operation.                    |
| R_CSI00_Send_Receive  | CSI00 data transmission/reception function |
| r_csi00_interrupt     | CSI00 transfer end interrupt function      |

# 5.6 Function Specifications

This section describes the specifications for the functions that are used in this sample program.

| [Function Name] | R_TAU0_Channel0_Start  |
|-----------------|--|
| Synopsis        | TAU0 channel 0 operation start   |
| Header          | r_cg_macrodriver.h, r_cg_timer.h, and r_cg_userdefine.h  |
| Declaration     | void R_TAU0_Channel0_Start(void)   |
| Explanation     | This function releases a mask of TAU0 channel 0 count end interrupts and starts count operation. |
| Arguments       | None   |
| Return value    | None   |
| Remarks         | None   |

| [Function Name] F | R_CSI00_Start  |
|-------------------|--|
| Synopsis          | CSI00 operation start  |
| Header            | r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h                                   |
| Declaration       | void R_CSI00_Start(void)   |
| Explanation       | This function starts SAU0 channel 0 as CSI00 and sets it to a communication standby state. |
| Arguments         | None   |
| Return value      | None   |
| Remarks           | None   |



| Synopsis     | CSI00 data transmission/reception function  |  |  |  |  |  |  |  |
|--------------|---|--|--|--|--|--|--|--|
| Header       | r_cg_macrodriver.h, r_cg_seria  | r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h |  |  |  |  |  |  |
| Declaration  | MD_STATUS R_CSI00_Send_Receive(uint8_t * const tx_buf, uint16_t tx_num, an<br>uint8_t * const rx_buf) |  |  |  |  |  |  |  |
| Explanation  | This function sets up CSI00 da  | This function sets up CSI00 data transmission/reception. |  |  |  |  |  |  |
| Arguments    | uint8_t * const tx_buf  | : [Transmit data buffer address]                         |  |  |  |  |  |  |
|              | uint16_t tx_num   | : [Transmit data buffer size]                            |  |  |  |  |  |  |
|              | uint8_t * const rx_buf  | : [Receive data buffer address]                          |  |  |  |  |  |  |
| Return value | [MD_OK]: Transmission/reception setup completed   |  |  |  |  |  |  |  |
|              | [MD_ARGERROR]: Transmission/reception setup unsuccessful  |  |  |  |  |  |  |  |
| Remarks      | None  | · · ·  |  |  |  |  |  |  |

| Synopsis     | CSI00 transfer end interrupt function  |
|--------------|--|
| Header       | r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h   |
| Declaration  | static voidnear r_csi00_interrupt(void)  |
| Explanation  | If there is data not transmitted, this function reads receive data and then starts transmitting the data not transmitted. Otherwise, this function reads receive data. |
| Arguments    | None   |
| Return value | None   |
| Remarks      | None   |



# 5.7 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.





#### 5.7.1 Initialization Function

Figure 5.2 shows the flowchart for the initialization function.



Figure 5.2 Initialization Function

### 5.7.2 System Function

Figure 5.3 shows the flowchart for the system function.



Figure 5.3 System Function



### 5.7.3 I/O Port Setup

Figure 5.4 shows the flowchart for I/O port setup.



Figure 5.4 I/O Port Setup

- Note: Refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E) for the configuration of the unused ports.
- $\label{eq:caution: Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to V_{DD} or V_{SS}$  via a separate resistor.



Setting up the BUSY signal detection ports

- Port register 0 (P0)
- Port mode register 0 (PM0) Select an I/O mode and output latch for each port.

Symbol: P0

| 7 | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|---|-----|-----|-----|-----|-----|-----|-----|
| 0 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| 0 | х   | х   | х   | х   | х   | х   | 0   |

Bit 0

| P00 | Output data control (in output mode) | Input data read (in input mode) |  |  |  |  |  |  |
|-----|--------------------------------------|---------------------------------|--|--|--|--|--|--|
| 0   | Output 0                             | Input low level                 |  |  |  |  |  |  |
| 1   | Output 1                             | Input high level                |  |  |  |  |  |  |

#### Symbol: PM0

| 7 | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|---|------|------|------|------|------|------|------|
| 1 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |
| 1 | х    | х    | х    | х    | х    | х    | 1    |

Bit 0

| PM00 | PM11 pin I/O mode selection    |  |  |  |  |  |  |  |
|------|--------------------------------|--|--|--|--|--|--|--|
| 0    | Output mode (output buffer on) |  |  |  |  |  |  |  |
| 1    | Input mode (output buffer off) |  |  |  |  |  |  |  |



### 5.7.4 CPU Clock Setup

Figure 5.5 shows the flowchart for setting up the CPU clock.



Figure 5.5 CPU Clock Setup

Caution: For details on the procedure for setting up the CPU clock (R\_CGC\_Create ()), refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E).



#### 5.7.5 SAU0 Setup

Figure 5.6 shows the flowchart for SAU0 setup.



Figure 5.6 SAU0 Setup



Enabling supply of clock signals to the SAU

• Peripheral enable register 0 (PER0) Enable supply of clock signals to SAU0.

Symbol: PER0

| 7     | 6       | 5     | 4       | 3      | 2      | 1      | 0      |
|-------|---------|-------|---------|--------|--------|--------|--------|
| RTCEN | IICA1EN | ADCEN | IICA0EN | SAU1EN | SAU0EN | TAU1EN | TAU0EN |
| х     | х       | х     | х       | х      | 1      | х      | х      |

Bit 2

| SAU0EN | Control of serial array unit 0 and input clock supply |
|--------|---|
| 0      | Stops input clock supply.                             |
| 1      | Enables input clock supply.                           |



Selecting a serial clock

• Serial clock select register 0 (SPS0) Select an operation clock for SAU0.

Symbol: SPS0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|----|----|----|----|----|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | PRS | PRS | PRS |     |     |     |     | PRS |
|    |    |    |    |    |    |   |   | 013 | 012 | 011 | 010 | 003 | 002 | 001 | 000 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | х   | х   | х   | х   | 0   | 0   | 0   | 0   |

Bits 3 to 0

|            |            |            |            |                                   | Sel                         | ection of ope               | eration clock                | (CK00)                       |                              |
|------------|------------|------------|------------|-----------------------------------|-----------------------------|-----------------------------|------------------------------|------------------------------|------------------------------|
| PRS<br>003 | PRS<br>002 | PRS<br>001 | PRS<br>000 |                                   | f <sub>CLK</sub> =<br>2 MHz | f <sub>CLK</sub> =<br>5 MHz | f <sub>CLK</sub> =<br>10 MHz | f <sub>CLK</sub> =<br>20 MHz | f <sub>с∟к</sub> =<br>32 MHz |
| 0          | 0          | 0          | 0          | fськ                              | 2 MHz                       | 5 MHz                       | 10 MHz                       | 20 MHz                       | 32 MHz                       |
| 0          | 0          | 0          | 1          | f <sub>CLK</sub> /2               | 1 MHz                       | 2.5 MHz                     | 5 MHz                        | 10 MHz                       | 16 MHz                       |
| 0          | 0          | 1          | 0          | fclk/2 <sup>2</sup>               | 500 kHz                     | 1,25 MHz                    | 2.5 MHz                      | 5 MHz                        | 8 MHz                        |
| 0          | 0          | 1          | 1          | fclk/2 <sup>3</sup>               | 250 kHz                     | 625 kHz                     | 1.25 MHz                     | 2.5 MHz                      | 4 MHz                        |
| 0          | 1          | 0          | 0          | $f_{CLK}/2^4$                     | 125 kHz                     | 313 kHz                     | 625 kHz                      | 1.25 MHz                     | 2 MHz                        |
| 0          | 1          | 0          | 1          | $f_{CLK}/2^5$                     | 62.5 kHz                    | 156 kHz                     | 313 kHz                      | 625 kHz                      | 1 MHz                        |
| 0          | 1          | 1          | 0          | fclk/2 <sup>6</sup>               | 31.3 kHz                    | 78.1 kHz                    | 156 kHz                      | 313 kHz                      | 500 kHz                      |
| 0          | 1          | 1          | 1          | fclk/27                           | 15.6 kHz                    | 39.1 kHz                    | 78.1 kHz                     | 156 kHz                      | 250 kHz                      |
| 1          | 0          | 0          | 0          | fclk/2 <sup>8</sup>               | 7.81 kHz                    | 19.5 kHz                    | 39.1 kHz                     | 78.1 kHz                     | 125 kHz                      |
| 1          | 0          | 0          | 1          | f <sub>CLK</sub> /2 <sup>9</sup>  | 3.91 kHz                    | 9.77 kHz                    | 19.5 kHz                     | 39.1 kHz                     | 62.5 kHz                     |
| 1          | 0          | 1          | 0          | f <sub>CLK</sub> /2 <sup>10</sup> | 1.95 kHz                    | 4.88 kHz                    | 9.77 kHz                     | 19.5 kHz                     | 31.3 kHz                     |
| 1          | 0          | 1          | 1          | f <sub>CLK</sub> /2 <sup>11</sup> | 977 Hz                      | 2.44 kHz                    | 4.88 kHz                     | 9.77 kHz                     | 15.6 kHz                     |
| 1          | 1          | 0          | 0          | fclk/212                          | 488 Hz                      | 1.22 kHz                    | 2.44 kHz                     | 4.88 kHz                     | 7.81 kHz                     |
| 1          | 1          | 0          | 1          | fclk/213                          | 244 Hz                      | 610 Hz                      | 1.22 kHz                     | 2.44 kHz                     | 3.91 kHz                     |
| 1          | 1          | 1          | 0          | fclk/214                          | 122 Hz                      | 305 Hz                      | 610 Hz                       | 1.22 kHz                     | 1.95 kHz                     |
| 1          | 1          | 1          | 1          | f <sub>CLK</sub> /2 <sup>15</sup> | 61 Hz                       | 153 Hz                      | 305 Hz                       | 610 Hz                       | 977 Hz                       |



#### 5.7.6 SAU0 Channel 0 (CSI00) Operation Setup

Figure 5.7 shows the flowchart for setting up SAU0 channel 0 (CSI00) operation.





Stopping serial channel 0

• Serial channel stop register 0 (ST0) Stop communication/count operation of serial channel 0.

Symbol: ST0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3        | 2        | 1        | 0        |
|----|----|----|----|----|----|---|---|---|---|---|---|----------|----------|----------|----------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | ST0<br>3 | ST0<br>2 | ST0<br>1 | STO<br>0 |
| 0  | 0  | 0  | 0  | 0  |    |   | 0 |   | 0 |   |   |          | Х        | х        | -        |

Bit 0

| ST00 | Operation stop trigger of channel 0                             |
|------|---|
| 0    | No trigger operation  |
| 1    | Clears the SE00 bit to 0 and stops the communication operation. |



Setting a transfer end interrupt priority level

- Priority specification flag register 00H (PR00H)
- Priority specification flag register 10H (PR10H) Set the interrupt priority level.

Symbol: PR00H

|    | 7       | 6        | 5        | 4       | 3       | 2       | 1        | 0        |  |
|----|---------|----------|----------|---------|---------|---------|----------|----------|--|
| \$ | SREPR00 | SRPR00   | STPR00   |         |         | SREPR02 | SRPR02   | STPR02   |  |
| -  | TMPR001 | CSIPR001 | CSIPR000 | DMAPR01 | DMAPR00 | TMPR011 | CSIPR021 | CSIPR020 |  |
|    | Н       | IICPR001 | IICPR000 |         |         | Н       | IICPR021 | IICPR020 |  |
|    | х       | х        | 1        | х       | х       | х       | х        | х        |  |

Symbol: PR10H

| 7       | 6 5      |          | 4       | 3       | 2       | 1        | 0        |  |
|---------|----------|----------|---------|---------|---------|----------|----------|--|
| SREPR10 | SRPR10   | STPR10   |         |         | SREPR12 | SRPR12   | STPR12   |  |
| TMPR101 | CSIPR101 | CSIPR100 | DMAPR11 | DMAPR10 | TMPR111 | CSIPR121 | CSIPR120 |  |
| Н       | IICPR101 | IICPR100 |         |         | Н       | IICPR121 | IICPR120 |  |
| х       | х        | 1        | х       | х       | х       | х        | х        |  |

Bit 5

| CSIPR00<br>0 | CSIPR10<br>0 | Priority level selection              |
|--------------|--------------|---------------------------------------|
| 0            | 0            | Specify level 0 (high priority level) |
| 0            | 1            | Specify level 1                       |
| 1            | 0            | Specify level 2                       |
| 1            | 1            | Specify level 3 (low priority level)  |



Clearing the CSI00 error flags

• Serial flag clear trigger register 00 (SIR00) Clear the SAU0 channel 0 error flags.

Symbol: SIR00

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2          | 1          | 0          |
|----|----|----|----|----|----|---|---|---|---|---|---|---|------------|------------|------------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FEC<br>T00 | PEC<br>T00 | OVCT<br>00 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1          | 1          | 1          |

Bit 2

| FECT0<br>0 | Clear trigger of framing error flag of channel 0 |
|------------|--|
| 0          | Not cleared                                      |
| 1          | Clears the FEF00 bit of the SSR00 register to 0. |

Bit 1

| РЕСТ0<br>0 | Clear trigger of parity error flag of channel 0  |
|------------|--|
| 0          | Not cleared                                      |
| 1          | Clears the PEF00 bit of the SSR00 register to 0. |

Bit 0

| ОVСТ0<br>0 | Clear trigger of overrun error flag of channel 0 |  |  |  |  |  |
|------------|--|--|--|--|--|--|
| 0          | Not cleared                                      |  |  |  |  |  |
| 1          | Clears the OVF00 bit of the SSR00 register to 0. |  |  |  |  |  |



Setting up the SAU0 channel 0 operation mode

 Serial mode register 00 (SMR00) Select an operation clock (f<sub>MCK</sub>).
 Specify whether to make the serial clock (f<sub>SCK</sub>) input available. Set the start trigger and operation mode.
 Select an interrupt source.

Symbol: SMR00

| 15       | 5 14        | 13 | 12 | 11 | 10 | 9 | 8         | 7 | 6          | 5 | 4 | 3 | 2 | 1 | 0         |
|----------|-------------|----|----|----|----|---|-----------|---|------------|---|---|---|---|---|-----------|
| Cł<br>S0 | CC<br>0 S00 | 0  | 0  | 0  | 0  | 0 | STS<br>00 | 0 | SIS<br>000 | 1 | 0 | 0 |   |   | MD<br>000 |
| 0        | 0           | 0  | 0  | 0  | 0  | 0 | 0         | 0 | 0          | 1 | 0 | 0 | 0 | 0 | 0         |

Bit 15

| CKS00 | Selection of operation clock (f <sub>MCK</sub> ) of channel n |  |  |  |  |  |  |
|-------|---|--|--|--|--|--|--|
| 0     | Operation clock CK00 set by the SPS0 register                 |  |  |  |  |  |  |
| 1     | Operation clock CK01 set by the SPS0 register                 |  |  |  |  |  |  |

#### Bit 14

| CCS00 | Selection of transfer clock (fтськ) of channel n                             |  |  |  |  |  |  |  |  |
|-------|--|--|--|--|--|--|--|--|--|
| 0     | Divided operation clock fмск specified by the CKS00 bit                      |  |  |  |  |  |  |  |  |
|       | Clock input $f_{\text{SCK}}$ from the SCK00 pin (slave transfer in CSI mode) |  |  |  |  |  |  |  |  |

#### Bit 8

| STS00 Selection of start trigger source |  |  |  |  |  |  |
|---|--|--|--|--|--|--|
| 0                                       | Dnly software trigger is valid                           |  |  |  |  |  |
| 1                                       | Valid edge of the RxDq pin (selected for UART reception) |  |  |  |  |  |

#### Bits 2 and 1

| MD002 | MD001 | Setting of operation mode of channel 0 |
|-------|-------|--|
| 0     | 0     | CSI mode                               |
| 0     | 1     | UART mode                              |
| 1     | 0     | Simplified I <sup>2</sup> C mode       |
| 1     | 1     | Setting prohibited                     |

#### Bit 0

| MD000 | Selection of interrupt source of channel 0 |
|-------|--|
| 0     | Transfer end interrupt                     |
| 1     | Buffer empty interrupt                     |



Setting up the SAU0 channel 0 operation mode

 Serial communication operation setting register 00 (SCR00) Select an operation clock (f<sub>MCK</sub>).
 Specify whether to make the serial clock (f<sub>SCK</sub>) input available. Set up the start trigger and operation mode.
 Select an interrupt source.

Symbol: SCR00

| 15 1          | 14 | 13        | 12        | 11 | 10        | 9          | 8          | 7         | 6 | 5          | 4          | 3 | 2 | 1          | 0   |
|---------------|----|-----------|-----------|----|-----------|------------|------------|-----------|---|------------|------------|---|---|------------|-----|
| TXE F<br>00 E | RX | DA<br>P00 | CK<br>P00 | 0  | EO<br>C00 | PTC<br>001 | PTC<br>000 | DIR<br>00 | 0 | SLC<br>001 | SLC<br>000 | 0 | 1 | DLS<br>001 | DLS |
| 1             | 1  | 0         | 0         | 0  |           |            | 000        |           | 0 | 001        | 000        | 0 | 1 | 1          | 1   |

Bits 15 and 14

| TXE00 | RXE00 | Setting of operation mode of channel n |
|-------|-------|--|
| 0     | 0     | Disable communication.                 |
| 0     | 1     | Reception only                         |
| 1     | 0     | Transmission only                      |
| 1     | 1     | Transmission/reception                 |

#### Bits 13 and 12

| DAP00 | CKP00 | Selection of data and clock phase in CSI mode   | Туре |
|-------|-------|---|------|
| 0     | 0     | SCK00   | 1    |
| 0     | 1     | SCK00            SO00            D7         D6         D5         D4         D3         D2         D1         D0           SI00 input timing      | 2    |
| 1     | 0     | SCK00            SO00         X D7         D6         X D5         X D4         X D2         D1         X D0           SI00 input timing          | 3    |
| 1     | 1     | SCK00            SO00         X D7         D6         D5         X D4         D3         X D2         D1         X D0           SI00 input timing | 4    |

#### RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Master Transmission/Reception) CC-RL

Symbol: SCR00

| 15        | 14  | 13  | 12  | 11 | 10  | 9   | 8   | 7   | 6 | 5   | 4   | 3 | 2 | 1   | 0          |
|-----------|-----|-----|-----|----|-----|-----|-----|-----|---|-----|-----|---|---|-----|------------|
| TXE<br>00 | RX  | DA  | CK  | 0  | EO  | PTC | PTC | DIR | 0 | SLC | SLC | 0 | 1 | DLS | DLS<br>000 |
| 00        | EUU | FUU | FUU |    | 000 | 001 | 000 | 00  |   | 001 | 000 |   |   | 001 | 000        |
| 1         | 1   | 0   | 0   | 0  | 0   | 0   | 0   | 0   | 0 | 0   | 0   | 0 | 1 | 1   | 1          |

Bit 7

| DIR00 | Selection of data transfer sequence in CSI and UART modes |
|-------|---|
| 0     | Inputs/outputs data with MSB first.                       |
| 1     | Inputs/outputs data with LSB first.                       |

Bits 1 and 0

| DLS00<br>1 | DLS00<br>0 | Setting of data length in CSI and UART modes   |
|------------|------------|--|
| 0          | 0          | 9-bit data length (stored in bits 0 to 8 of the SDR00 register) (can be set in UART0 mode only.) |
| 1          | 0          | 7-bit data length (stored in bits 0 to 6 of the SDR00 register)                                  |
| 1          | 1          | 8-bit data length (stored in bits 0 to 7 of the SDR00 register)                                  |
| Other that | an above   | Setting prohibited   |



Selecting an operation clock frequency divisor

- Serial data register 00 (SDR00) Set the division ratio of the operation clock ( $f_{MCK}$ ) frequency.

Symbol: SDR00

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
|    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

Bits 15 to 9

|   |   | SDR | 200[1 | 5:9] |   |   | Transfer clock setting by dividing the operation clock (fмск) |  |  |  |  |  |
|---|---|-----|-------|------|---|---|---|--|--|--|--|--|
| 0 | 0 | 0   | 0     | 0    | 0 | 0 | fмск/2  |  |  |  |  |  |
| 0 | 0 | 0   | 0     | 0    | 0 | 1 | f <sub>MCK</sub> /4   |  |  |  |  |  |
| 0 | 0 | 0   | 0     | 0    | 1 | 0 | fмск/6  |  |  |  |  |  |
| 0 | 0 | 0   | 0     | 0    | 1 | 1 | fмск/8  |  |  |  |  |  |
| • | ٠ | •   | •     | •    | • | • | ٠   |  |  |  |  |  |
| • | ٠ | ٠   | ٠     | ٠    | • | • | ٥   |  |  |  |  |  |
| • | ٠ | ٠   | ٠     | ٠    | • | • | ٥   |  |  |  |  |  |
| 0 | 1 | 1   | 0     | 0    | 1 | 0 | fмск/102  |  |  |  |  |  |
| • | • | ٠   | •     | •    | • | • | ٠   |  |  |  |  |  |
| • | ٠ | ٠   | ٠     | ٠    | • | • | ٥   |  |  |  |  |  |
| • | • | •   | •     | •    | • | • | 0   |  |  |  |  |  |
| 1 | 1 | 1   | 1     | 1    | 1 | 0 | f <sub>МСК</sub> /254   |  |  |  |  |  |
| 1 | 1 | 1   | 1     | 1    | 1 | 1 | f <sub>МСК</sub> /256   |  |  |  |  |  |



Specifying the output values for the SCK00 and SO00 pins

• Serial output register 0 (SO0)

Specify the output values for the serial data output pin and serial clock output pin.

Symbol: SO0

| 15 | 14 | 13 | 12 | 11        | 10        | 9         | 8         | 7 | 6 | 5 | 4 | 3        | 2        | 1        | 0        |
|----|----|----|----|-----------|-----------|-----------|-----------|---|---|---|---|----------|----------|----------|----------|
| 0  | 0  | 0  | 0  | CK<br>003 | CK<br>002 | CK<br>001 | CK<br>000 | 0 | 0 | 0 | 0 | SO<br>03 | SO<br>02 | SO<br>01 | SO<br>00 |
| 0  |    |    |    |           |           |           | 1         |   |   |   |   |          |          |          |          |

Bit 8

| CKO00 | Serial clock output of channel 0  |
|-------|-----------------------------------|
| 0     | Serial clock output value is "0". |
| 1     | Serial clock output value is "1". |

Bit 0

| SO00 | Serial data output of channel 0   |
|------|-----------------------------------|
| 0    | Serial clock output value is "0". |
| 1    | Serial clock output value is "1". |

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Enabling output of serial communication operation

• Serial output enable register 0 (SOE0) Enable output of serial communication operation.

Symbol: SOE0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3   | 2   | 1   | 0   |
|----|----|----|----|----|----|---|---|---|---|---|---|-----|-----|-----|-----|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | SO  | SO  | SO  | SO  |
| U  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | E03 | E02 | E01 | E00 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | х   | х   | х   | 1   |

Bit 0

| SOE00 | Serial output enable/stop of channel 0            |
|-------|---|
| 0     | Stops output by serial communication operation.   |
| 1     | Enables output by serial communication operation. |



Setting up the ports of the SCK00, SO00 and SI00 pins

- Port register 1 (P1)
- Port mode register 1 (PM1) Select an input/output mode and output latch for each port.

Symbol: P1

| 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|
| P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| х   | х   | х   | х   | х   | 1   | х   | 1   |

Bit 2

| P12 | Output data control (in output<br>mode) | Input data read (in input<br>mode) |
|-----|---|------------------------------------|
| 0   | Output 0                                | Input low level                    |
| 1   | Output 1                                | Input high level                   |

Bit 0

| P10 | Output data control (in output<br>mode) | Input data read (in input<br>mode) |
|-----|---|------------------------------------|
| 0   | Output 0                                | Input low level                    |
| 1   | Output 1                                | Input high level                   |

Symbol: PM1

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 |
| х    | х    | х    | х    | х    | 0    | 1    | 0    |

Bit 2

| PM12 | P12 pin I/O mode selection     |  |  |  |  |  |
|------|--------------------------------|--|--|--|--|--|
| 0    | Output mode (output buffer on) |  |  |  |  |  |
| 1    | Input mode (output buffer off) |  |  |  |  |  |

Bit 1

| PM11 | P11 pin I/O mode selection     |
|------|--------------------------------|
| 0    | Output mode (output buffer on) |
| 1    | Input mode (output buffer off) |

Bit 0

| PM10 | P10 pin I/O mode selection     |
|------|--------------------------------|
| 0    | Output mode (output buffer on) |
| 1    | Input mode (output buffer off) |



### 5.7.7 TAU0 Setup

Figure 5.8 shows the flowchart for setting up TAU0.



Figure 5.8 TAU0 Setup

Caution: For information about TAU0 setup (R\_TAU0\_Create()), refer to the section entitled "Flowcharts" in RL78/G13 Timer Array Unit (Interval Timer) Application Note (R01AN2576E).

# 5.7.8 Main Processing

Figure 5.9 shows the flowchart for main processing.



Figure 5.9 Main Processing



### 5.7.9 TAU0 Channel 0 Startup

Figure 5.10 shows the flowchart for starting the operation of TAU0 channel 0.



Figure 5.10 TAU0 Channel 0 Startup

Caution: For information about TAU0 setup (R\_TAU0\_Create()), refer to the section entitled "Flowcharts" in RL78/G13 Timer Array Unit Interval Timer Application Note (R01AN2576E).



### 5.7.10 SAU0 Channel 0 Startup

Figure 5.11 shows the flowchart for starting the operation of SAU0 channel 0 (CSI00).



Figure 5.11 SAU0 Channel 0 (CSI00) Startup



Setting the transfer end interrupt

- Interrupt request flag register 0H (IF0H) Clear the interrupt request flag.
- Interrupt mask flag register 0H (MK0H) Enable interrupt processing.

Symbol: IF0H

| 7                 | 6                           | 5                           | 4      | 3      | 2                 | 1                           | 0                           |
|-------------------|-----------------------------|-----------------------------|--------|--------|-------------------|-----------------------------|-----------------------------|
| SREIF0<br>TMIF01H | SRIF0<br>CSIIF01<br>IICIF01 | STIF0<br>CSIIF00<br>IICIF00 | DMAIF1 | DMAIF0 | SREIF2<br>TMIF11H | SRIF2<br>CSIIF21<br>IICIF21 | STIF2<br>CSIIF20<br>IICIF20 |
| х                 | Х                           | 0                           | х      | х      | х                 | Х                           | х                           |

Bit 5

| CSIIF00 | Interrupt request flag                                   |  |  |  |  |  |
|---------|--|--|--|--|--|--|
| 0       | No interrupt request signal is generated                 |  |  |  |  |  |
| 1       | Interrupt request is generated, interrupt request status |  |  |  |  |  |

Symbol: MK0H

| 7       | 6       | 5       | 4      | 3      | 2                 | 1       | 0       |
|---------|---------|---------|--------|--------|-------------------|---------|---------|
| SREMK0  | SRMK0   | STMK0   |        |        | SREMK2            | SRMK2   | STMK2   |
| TMMK01H | CSIMK01 | CSIMK00 | DMAMK1 | DMAMK0 | SREMK2<br>TMMK11H | CSIMK21 | CSIMK20 |
|         | IICMK01 | IICMK00 |        |        |                   | IICMK21 | IICMK20 |
| х       | х       | 1       | х      | х      | х                 | х       | х       |

Bit 5

| CSIMK0<br>0 | Interrupt processing control   |
|-------------|--------------------------------|
| 0           | Enables interrupt processing.  |
| 1           | Disables interrupt processing. |



Enabling serial communication

• Serial channel start register 0 (SS0) Enable serial communication/count operation.

Symbol: SS0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3        | 2        | 1        | 0        |
|----|----|----|----|----|----|---|---|---|---|---|---|----------|----------|----------|----------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | SS0<br>3 | SS0<br>2 | SS0<br>1 | SS0<br>0 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | х        | х        | Х        | 1        |

Bit 0

| SS00 | Operation start trigger of channel 0                             |
|------|--|
| 0    | No trigger operation   |
| 1    | Sets the SE00 bit to 1 and enters the communication wait status. |

Caution: For details on the register setup procedures, refer to RL78/G13 User's Manual: Hardware.

Remark: When the SS0 register is read, 0000H is always read.



#### 5.7.11 Infinite Loop in Main Processing

Figure 5.12 shows the flowchart for an infinite loop in the main processing.



Figure 5.12 Infinite Loop in Main Processing

Confirming the communication state

• Serial status register 00 (SSR00) Indicate the communication status and error occurrence status of serial array unit channel 0.

Symbol: SSR00

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6         | 5         | 4 | 3 | 2         | 1         | 0         |
|----|----|----|----|----|----|---|---|---|-----------|-----------|---|---|-----------|-----------|-----------|
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | TSF<br>00 | BFF<br>00 | 0 | 0 | FEF<br>00 | PEF<br>00 | OV<br>F00 |
| 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0/1       | Х         | 0 | 0 | х         | х         | Х         |

Bit 6

| TSF00 | Communication status indication flag of channel |  |  |  |  |  |  |  |  |
|-------|---|--|--|--|--|--|--|--|--|
| 0     | Communication is stopped or suspended.          |  |  |  |  |  |  |  |  |
| 1     | Communication is in progress.                   |  |  |  |  |  |  |  |  |



#### 5.7.12 CSI00 Data Transmission/Reception Start

Figure 5.13 shows the flowchart for starting CSI00 data transmission/reception.



Figure 5.13 CSI00 Data Transmission/Reception Start

Setting transmit data

• Serial data register 00 (SDR00) Set transmit data and start transmitting the data.

Symbol: SDR00

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2    | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|------|---|---|
|    |    |    |    |    |    |   |   |   |   |   |   |   |      |   |   |
|    |    |    |    |    |    |   |   |   |   |   |   |   | (010 |   |   |

CSI00 data register (SIO00)

Write transmit data to the lower eight bits.

These eight bits should be accessed as the CSI00 register.



#### 5.7.13 CSI00 Transfer End Interrupt Processing

Figure 5.14 shows the flowchart for CSI00 transfer end interrupt processing.



Figure 5.14 CSI00 Transfer End Interrupt Processing

# 6. Sample Code

The sample code is available on the Renesas Electronics Website.

### 7. Documents for Reference

User's Manual:

RL78/G13 User's Manual: Hardware (R01UH0146E) RL78 Family User's Manual: Software (R01US0015E) The latest version can be downloaded from the Renesas Electronics website.

Technical Updates/Technical News

The latest information can be downloaded from the Renesas Electronics website.

# Website and Support

Renesas Electronics Website http://www.renesas.com/index.jsp

Inquiries

http://www.renesas.com/contact/



# **REVISION HISTORY**

# RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Master Transmission/Reception) CC-RL

| Bay Data |               |      | Description   |
|----------|---------------|------|---|
| Rev.     | Date          | Page | Summary   |
| 1.00     | Apr. 16, 2015 | _    | First edition issued  |
| 2.00     | Nov. 11, 2015 | 6    | Table2.1: Added e <sup>2</sup> studio                                       |
| 2.01     | Sep. 21, 2017 | 6    | Table2.1: Modification of integrated development environment and C compiler |

All trademarks and registered trademarks are the property of their respective owners.

#### General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- <sup>3</sup>⁄<sub>4</sub> The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- <sup>3</sup>⁄<sub>4</sub> The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- <sup>3</sup>⁄<sub>4</sub> The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

<sup>3</sup>⁄<sub>4</sub> The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's guality grade. as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies, to any third party whether directly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. California Eastern Laboratories, Inc. 4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A. Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-11-6503-0, Fax: +44-1628-585-900 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-1232-1155, Fax: +86-10-2235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +862-21822-208-9092 Renesas Electronics Tower S, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +86-21-2226-0888, Fax: +852-2185-9670 Renesas Electronics Taiwan Co., Ltd. 137, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2175-9607, Fax: +885-2175-9670 Renesas Electronics Majayai Sdn.Bhd. Alo Bendemer Road, Unit 906-02 Hyflux Innovation Centre, Singapore 339949 Tel: +856-213-0200, Fax: +65-6213-0300 Renesas Electronics Majayai Sdn.Bhd. Nuif 1207, Block B, Meanra Amoorp, Arncorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +916-03-7955-9390, Fax: +60-798777 Renesas Electronics Majayai Sdn.Bhd. Nuif 1207, Block B, Meanra Amoorp, Arncorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +918-06-7287070, Fax: +918-06-728777 Renesas Electronics Majayai Sdn.Bhd. Nuif 1207, Block B, Meanra Amoorp, Arncorp Trade Centre, No. 18, Jln Persiara