

# RL78/F24

R01AN6972EJ0100

## Event Link Controller (ELC) Operations

Rev.1.00

2023. 7.30

### Introduction

This document describes about operations of Event Link Controller (ELC) of RL78/F24.

### Target Device

- RL78/F24


### Contents

1. Operation of ELC .....	2
2. Event Signal and Event Link Operations .....	3
2.1 Event Signal .....	3
2.2 Event Link Operations .....	4
3. Control Register for ELC .....	5
4. ELC Usage Examples .....	6
4.1 32-bit Timer using TAU0 Channel 0 and Channel 1 .....	6
4.2 INTP0 Event Down-Counting Operation by TAU0 .....	9
5. ELC Overheads for Link Destination Peripheral Functions .....	12
6. References .....	13
Revision History .....	14

### 1. Operation of ELC

The interrupt request (event signal) output from each peripheral function has a route to the interrupt control circuit and a route to ELC as an event, each of which is independent (See Figure 1-1). Therefore, ELC event signals can be used regardless of the interrupt control circuit. In addition, Event Link operations can be performed by linked peripheral functions without CPU.

Figure 1-1 shows the relationship between the interrupt control circuit and Event Link operation. The figure shows an example of a peripheral function with a status flag and an interrupt enable control function.



**Figure 1-1. Block Diagram between Event Link Operation and Interrupt Control Circuit**

## 2. Event Signal and Event Link Operations

### 2.1 Event Signal

Table 2-1 shows the event signal (peripheral function event output side) used in ELC.

**Table 2-1. Event Output Signals of each Peripheral Functions**

Event Generator	Event Signal	Event Output Destination Select Register
External interrupt edge detection 0	INTP0	ELSELR00
External interrupt edge detection 1	INTP1	ELSELR01
External interrupt edge detection 2	INTP2	ELSELR02
External interrupt edge detection 3	INTP3	ELSELR03
External interrupt edge detection 4	INTP4	ELSELR04
External interrupt edge detection 5	INTP5	ELSELR05
Key return signal detection	INTKR	ELSELR06
RTC fixed-cycle signal / Alarm match detection	INTRTC	ELSELR07
TRD0 input capture A / Compare match A	INTTRD0_IFA	ELSELR08
TRD0 input capture B / Compare match B	INTTRD0_IFB	ELSELR09
TRD1 input capture A / Compare match A	INTTRD1_IFA	ELSELR10
TRD1 input capture B / Compare match B	INTTRD1_IFB	ELSELR11
RD1 underflow	INTTRD1_UDF	ELSELR12
Timer RJ0	INTTRJ0	ELSELR13
TAU0 channel 0 count end / Capture end	INTTM00	ELSELR14
TAU0 channel 1 count end / Capture end	INTTM01	ELSELR15
TAU0 channel 2 count end / Capture end	INTTM02	ELSELR16
TAU0 channel 3 count end / Capture end	INTTM03	ELSELR17
TAU0 channel 4 count end / Capture end	INTTM04	ELSELR18
Comparator detection 0	INTCMP0	ELSELR19
TAU0 channel 5 count end / Capture end	INTTM05	ELSELR20
TAU0 channel 6 count end / Capture end	INTTM06	ELSELR21
TAU0 channel 7 count end / Capture end	INTTM07	ELSELR22
TAU1 channel 0 count end / Capture end	INTTM10	ELSELR23
TAU1 channel 1 count end / Capture end	INTTM11	ELSELR24
TAU1 channel 2 count end / Capture end	INTTM12	ELSELR25

## 2.2 Event Link Operations

Table 2-2 shows the peripheral functions of the Event Link destination and the operation when an event is received.

**Table 2-2. Event Link Destination Peripheral Functions and the Operations**

Link Destination Peripheral Function	Operation When Receiving Event
A/D converter	A/D conversion starts
D/A converter	Real-time output
TAU0 channel 0	Delay counter, input pulse interval measurement, external event counter
TAU0 channel 1	
TAU0 channel 2	
TAU0 channel 3	
Timer RJ0	Count source
Timer RDe (Timer RD0)	TRDIOD0 input capture, pulse output cutoff
Timer RDe (Timer RD1)	TRDIOD1 input capture, pulse output cutoff
PWMOPA	Pulse output forced cutoff

### 3. Control Register for ELC

ELC control uses the event output destination select register n (ELSELRn). The ELSELRn register sets which peripheral function the event signal of the peripheral function assigned to each register should be linked to. The specifications of the ELSELRn register are explained in Figure 3-1.

Address: F0780H to F0799H    After reset: 00H    R/W								
Symbol	7	6	5	4	3	2	1	0
ELSELRn	0	0	0	0	ELSELRn [3:0]			

ELSELRn [3:0] <sup>Note</sup>	Event Link Selection
0000B	Event link disabled
0001B	A/D converter
0010B	TAU0 channel 0
0011B	TAU0 channel 1
0100B	Timer RJ0
0101B	Timer RDe (Timer RD0)
0110B	Timer RDe (Timer RD1)
0111B	D/A converter
1000B	TAU0 channel 2
1001B	TAU0 channel 3
1010B	PWMOPA
Other than above	Setting prohibited

**Note**            See **Table 2-1** Event Link Destination Peripheral for ELSELRn register.

**Figure 3-1. ELSELRn Register (n = 00 to 25)**


## 4. ELC Usage Examples

### 4.1 32-bit Timer using TAU0 Channel 0 and Channel 1

An example of using ELC to link the event signal of TAU0 channel 0 to TAU0 channel 1 and using it as a 32-bit timer is shown. Table 4-1 shows the peripheral functions and settings used in this example, and Figure 4-1 shows the event link connection block diagram of this example.

**Table 4-1. Peripheral Functions for the 32-bit Timer**

Peripheral Function	Description
ELC	Link TAU0 channel 0 count end (INTTM00) to TAU0 channel 1
TAU0 channel 0	Interval timer mode
TAU0 channel 1	External event counter mode



**Figure 4-1. Event Link Connection Block Diagram TAU00 and TAU01 for the 32-bit Timer**

Figure 4-2 shows the operation when TAU00 and TAU01 are connected to implement a 32-bit timer. With TAU00 as the lower 16 bits and TAU01 as the upper 16 bits, when TAU00 underflows, it counts down to TAU01.





Figure 4-2. Timer Count Operation by TAU00 and TAU01 for the 32-bit Timer

Figure 4-3 shows an example of the initial setting flow for this example. TAU00, TAU01 and ELC are initialized to the function indicated by Table 4-1. Using the Smart Configurator tool automatically generates the same code with the function names in the figure.



Note. The function name when automatically generated by Smart Configurator.

Figure 4-3. Example Software Flow of 32-bit Timer by TAU00 and TAU01 (1/3) – Initialization

Figure 4-4 shows an example flow for measuring the execution time of the process to be measured using this timer function.

In this example, an underflow may occur in parallel when reading the upper 16-bit timer value followed by the lower 16-bit timer value continuously, and countermeasures are also shown. In Figure 4-4, the timer value reading is performed twice each, and the correction processing shown in Figure 4-5 is performed.




Figure 4-4. Example Software Flow of 32-bit Timer by TAU00 and TAU01 (2/3) – Measurement




Figure 4-5. Example Software Flow of 32-bit Timer by TAU00 and TAU01 (3/3) – Timer Value Correction


### 4.2 INTP0 Event Down-Counting Operation by TAU00

When performing one-time processing when a fixed number of external interrupts occur, software processing can be reduced by using a hardware timer down-count. In this example, instead of activating the software interrupt processing directly with the external interrupt INTP0, ELC is used to input the event counter source of TAU0 channel 0, and then count down the number of times set in the TAU00. Then, the timer interrupt is generated once and processed by the software.

Table 4-2 shows the peripheral functions and settings used in this example, and Figure 4-6 shows the event link connection block diagram of this example.

**Table 4-2. Peripheral Functions for the INTP0 Down-Counting by TAU00**

Peripheral Function	Description
ELC	Link external interrupt edge detection 0 (INTP0) to TAU0 channel 0
INTP0	External interrupt
TAU0 channel 0	External event counter mode



**Figure 4-6. Event Link Connection Block Diagram INTP0 and TAU00 for the Interrupt Event Down-Counting**

The following shows the operation when INTP0 and TAU00 are connected to Figure 4-7 to realize down-counting of an external event. "Normal INTP0 Process" in the figure is an example of normal processing in which a countdown is implemented by software. On the other hand, in the "INTP0 process using TAU00 via ELC" in the figure, the frequency of interrupt processing is reduced by down-counting with the hardware timer TAU00.





Figure 4-7. INTP0 Event Down-Counting Operation by TAU00

Figure 4-8 shows an example of the initial setting flow for this example. Initialize INTP0, TAU00, and ELC to the functions in Table 4-2.




Note. The function name when automatically generated by Smart Configurator.

Figure 4-8. Example Software Flow of INTP0 Event Down-Counting Operation by TAU00 (1/2) – Initialization

Figure 4-9 shows the difference in the interrupt processing flow in this example.

In the "Normal INTP0 Processing" in the figure, the software interrupt processing is activated each time an external interrupt INTP0 event occurs. This is determined by software and the target interrupt is handled.

On the other hand, in the "INTP0 Process using TAU00 via ELC" in the figure, the hardware timer TAU00 counts down, and the hardware judges the event occurrence for the predetermined number of times, so software processing is performed only once. It can be simplified. In this case, the INTP0 interrupt handler is not necessary, and the "Target process" is executed by the INTTM00 interrupt handler.



**Figure 4-9. Example Software Flow of INTP0 Event Down-Counting Operation by TAU00 (2/2) – Interrupt Handlers**

## 5. ELC Overheads for Link Destination Peripheral Functions

Table 5-1 shows ELC overheads for each link destination peripheral functions, from the ELC event to the peripheral input.

**Table 5-1. ELC Overheads for each Link Destination Peripheral Functions**

Link Destination Peripheral Function	ELC Overhead
A/D converter	ELC event is direct hardware trigger for A/D converter (no overhead).
TAU0 channel 0 to 3	4 $f_{CLK}$ cycles overhead (maximum) from ELC event to the detection.
Timer RJ0	ELC event is direct source of Timer RJ0 count (no overhead).
Timer RDe (TRD0, TRD1)	3 $f_{TRD}$ cycles overhead (maximum) from ELC event to the detection.
D/A converter	2 $f_{CLK}$ cycles overhead (maximum) from ELC event to the detection, and the D/A converter operation starts in the next cycle.
PWMOPA	2 $f_{CLK}$ cycles overhead (maximum) from ELC event to the detection, and the pulse output forced cutoff state starts in the next cycle.

## 6. References

Documents referenced in this application note are shown below. When referring to these documents, make sure to obtain the latest version of each document from Renesas Electronics website.

- RL78/ F23, F24 User's Manual: Hardware Rev. 1.00
- RL78/ F13, F14 User's Manual: Hardware Rev. 2.10
- RL78 Smart Configurator User's Guide: CS+ Rev. 1.01

**Revision History**

Rev.	Date	Description	
		Page	Summary
1.00	2023. 7.30	-	First edition issued.

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.  
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 November 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).