

RL78 Family

Board Support Package Module Using Software Integration System

Summary

The Renesas board support package SIS module (r_bsp) forms the foundation of any project that uses Software Integration System (SIS) modules. The r_bsp is easily configurable and provides all the code needed to get the MCU and the board from reset to the main() function. This document describes r_bsp conventions and explains how to use it, configure it, and create a BSP for your own board.

Device on Which Operation Confirmed

RL78/F23, F24 Group

RL78/G15 Group

RL78/G16 Group

RL78/G22 Group

RL78/G23 Group

RL78/G24 Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

Supported Compilers

- Renesas Electronics C/C++ Compiler Package for RL78 Family
- IAR C/C++ Compiler for Renesas RL78
- LLVM C/C++ Compiler for Renesas RL78

For details of the confirmed operation of each compiler, refer to 7.1, Confirmed Operating Environment.

Limitations apply to some functions. Refer to 4.4, Limitations.



Contents

1.	Overview	4
1.1	Terminology	4
1.2	File Structure	5
2.	Functionality	7
2.1	MCU Information	
2.2	Initial Settings	
2.3	Global Interrupts	
2.4	Clock Settings	
2.5	Stack Area	10
2.6	ID Code	10
2.7	Option Bytes	10
2.8	RAM/SFR Guard Functionality	10
2.9	CPU Functionality	11
2.10	Disabling Startup	11
2.10	1 Settings to Disable Startup	11
3.	Configuration	12
3.1	Choosing a Platform	
3.2	Platform Configuration	
3.2.1	с. С	
3.2.2		
3.2.3		
3.2.4		
3.2.5		
3.2.6	RTOS(r_bsp_config.h)	15
3.2.7	RTOS(r_bsp_config.inc)	15
3.2.8	Clock Settings	16
3.2.9	Option Bytes	21
3.2.1	0 Security ID Codes for On-Chip Debugging	21
3.2.1	1 Startup Disable	22
3.2.1	2 Smart Configurator	22
3.2.1	3 API Functions disable Usage	23
3.2.1	4 Parameter check Usage	23
3.2.1	5 Callback Function at Warm Start	24
3.2.1	6 Watchdog timer refresh	24
4.	API Information	25
4.1	Hardware Requirements	
4.2	Hardware Resource Requirements	
4.3	Software Requirements	25



RL78 Family

Board Support Package Module Using Software Integration System

4.4	Limitations	. 25
4.4.1	IAR Compiler Limitations	. 25
4.4.2	Watchdog Timer Refresh Limitations	. 25
4.5	Supported Toolchains	. 25
4.6	Interrupt Vectors Used	. 25
4.7	Header Files	. 25
4.8	Integer Types	. 25
4.9	API Typedef	. 26
4.9.1	Clock Resource	. 26
4.9.2	Unit of Software Delay	. 26
4.10	Return Values	. 26
4.10.1	1 Error Codes	. 26
4.11	Code Size	. 27
4.12	"for," "while," and "do while" Statements	. 29
5. /	API Functions	30
5.1	Overview	
5.2	R_BSP_StartClock()	
5.2	R_BSP_StopClock()	
5.4	R_BSP_SetClockSource()	
5.5	R_BSP_GetFclkFreqHz()	
5.6	R_BSP_ChangeClockSetting()	
5.7	R_BSP_SoftwareDelay()	
0.7		. 40
6. I	Project Setup	. 42
6.1	Adding the SIS Module	. 42
6.2	Adding the SIS Module to a Project in e ² studio	. 43
6.2.1	Adding the SIS Module Using Smart Configurator in e ² studio	. 43
7. /	Appendix	.47
7.1	Confirmed Operating Environment	
7.2	Notes on API functions when updating from Rev1.30 to Rev1.40	
7.3	Notes on the R_BSP_ChangeClockSetting function when updating from Rev1.30 to Rev1.40	
7.4	Notes on the R_BSP_ChangeClockSetting function when updating from Rev1.60 to Rev1.61	
1.1		
Revis	sion History	. 52



1. Overview

Before running a user application there are a series of operations that must be performed to get the MCU set up properly. These operations, and their number, will vary depending on the MCU being used. Common examples include: setting up stack(s), initializing memory, configuring the CPU and peripheral hardware clock, and setting up port pins. The steps described in this document must to be followed in order to configure the above items. The r_bsp is provided in order to make configuration easier.

The r_bsp provides all the elements needed to get the MCU from reset to the start of the user application's main() function. The r_bsp also provides common functionality that is needed by many applications. Examples of this include functions to start and stop the clocks and to get the frequency of the CPU and peripheral hardware clock.

The necessary steps after a reset are the same for every application, but this does not mean that the settings will be the same. For example, stack sizes and the clocks used will vary depending on the application. The r_bsp configuration options are contained in the config header file for easy access.

1.1 Terminology

Term	Description	
Platform	The user's development board. Used interchangeably with "board."	
BSP	Abbreviation of "board support package."	



1.2 File Structure

The r_bsp file structure is shown below in Figure 1.1. The *r_bsp* folder contains three folders and two files.

The *doc* folder contains r_bsp documentation.

The board folder contains the generic folders.

There is a generic folder for each supported MCU.

Figure 1.2 shows the contents of the generic folder.

The *mcu* folder contains one folder for each supported MCU. The *mcu* folder also contains the *all* folder, which contains source code common to all MCUs supported by the r_bsp.

The *platform.h* file allows you to choose your current development platform. It is used to select all the header files from the *board* and *mcu* folders required for your project. This is discussed in more detail in later sections.

The *readme.txt* file provides a summary of information about the r_bsp.



Figure 1.1 r_bsp File Structure



RL78 Family

Board Support Package Module Using Software Integration System



Figure 1.2 Structure of Generic Folder



2. Functionality

This section describes in detail the functionality provided by the r_bsp.

2.1 MCU Information

One of the main benefits of the r_bsp is that it lets you define the global system settings only once, in a single place in the project, and those settings are then shared throughout. This information is defined in the r_bsp and can then be used by the SIS modules and user code. SIS modules use this information to automatically configure their code to match your system configuration. If the r_bsp did not provide this information, you would have to specify system information to each SIS module separately.

Configuring the r_bsp is discussed in Section 3. The r_bsp uses this configuration information to set macro definitions in *mcu_info.h*. An example of an MCU-specific macro in *mcu_info.h* is shown below.

Definition	Description
BSP_MCU_FAMILY_ <mcu_family></mcu_family>	Which MCU Family this MCU belongs to. Example: BSP_MCU_FAMILY_RL78 would be defined if the MCU was an RL78/G23.
BSP_MCU_SERIES_ <mcu_series></mcu_series>	Which MCU Series this MCU belongs to. Example: BSP_CMU_SERIES_RL78G2X would be defined if the MCU was RL78/G23.
BSP_MCU_GROUP_ <mcu_group></mcu_group>	Which MCU group this MCU belongs to. Example: BSP_MCU_GROUP_RL78G23 would be defined if the MCU was RL78/G23.
BSP_ <clock>_HZ</clock>	Each of these macros corresponds to one of the MCU's clocks. Each macro defines the corresponding clock's frequency in hertz (Hz). For example, BSP_LOCO_HZ defines the LOCO frequency in Hz, and BSP_SUB_CLOCK_HZ defines the subsystem clock frequency in Hz.



2.2 Initial Settings

The _start function is set as the reset vector for the MCU when using the Renesas compiler, and the PowerON_Reset function is set as the reset vector when using the LLVM compiler. The __iar_program_start function is set as the reset vector for the MCU when using the IAR compiler. The _start function, PowerON_Reset_PC function, or function __iar_program_start function (the startup function) performs various types of initialization processing to get the MCU ready to use the user application. The flowcharts below show startup function operations and CPU and peripheral hardware clock settings.



Figure 2.1 Flowchart of Startup Function









2.3 Global Interrupts

Interrupts are disabled after a reset. Enable interrupts as needed. Use the BSP_ENABLE_INTERRUPT function to enable interrupts and the BSP_DISABLE_INTERRUPT function to disable them. For details, refer to 5.1, Overview.

RL78 devices have a fixed vector table. The fixed vector table is located at a static location at the top of the memory map.

The fixed vector table is defined in *iodefine.h.*

2.4 Clock Settings

CPU and peripheral hardware clock settings are made during r_bsp initialization. Clocks are configured based upon the user's settings in the *r_bsp_config.h* file (see 3.2.5). Clock settings are applied before the C runtime environment is initialized. When a clock is selected, the code in the r_bsp implements the required delays to allow the selected clock to stabilize.

2.5 Stack Area

The stacks are configured and initialized by the startup function after a reset. When using the IAR compiler it is possible to specify the stack size using a GUI.

2.6 ID Code

RL78 MCUs have a ID code stored in ROM that protects the MCU's memory from being read through a debugger, or in serial boot mode, in an attempt to extract the firmware from the device. ID code resides in the on-chip debug security ID setting memory. The value of the security ID is specified in the compile options of the Renesas compiler environment. In the IAR or LLVM environment it is specified in *r_bsp_config.h.* For details of ID code options, refer to the Option Bytes and On-Chip Debug Function chapters in your MCU's hardware manual.

2.7 Option Bytes

The option bytes are located in the flash memory of RL78 MCUs. The option bytes are referenced automatically after power-on or a reset, and the specified function settings are applied. Option bytes can be used to specify settings for the watchdog timer or voltage detection circuit, for example. Option byte setting values are specified in the compile options of the Renesas compiler or LLVM environment. In the IAR environment they are specified in *r_bsp_config.h* (see 3.2.6).

2.8 RAM/SFR Guard Functionality

RL78 MCUs are provided with an illegal memory access detection control register that protects the data in the specified RAM space as well as the data in the control registers of the port, interrupt, clock control, voltage detection circuit, and RAM parity error detection functions. The setting values can be specified in *r_bsp_config.h*.



2.9 CPU Functionality

API functions are provided for making settings related to CPU functionality such as enabling and disabling interrupts. Refer to Section 5 for details.

2.10 Disabling Startup

To disable startup, manually delete the startup assembler code. The names of the files containing the startup assembler code for each environment are as follows:

- Renesas compiler: cstart.asm
- LLVM compiler: start.S
- IAR compiler: cstartup.s

Additionally, you will need to add your own startup code.

2.10.1 Settings to Disable Startup

Make settings as described below to disable BSP startup processing.

(1) Configuration File Settings

Specify your own startup processing in $r_bsp_config.h$. Some BSP API functions and peripheral SIS modules reference the contents of $r_bsp_config.h$. Note that some SIS modules may not function correctly if there are discrepancies between the details of the startup processing you created and the contents of $r_bsp_config.h$.

The BSP information referenced by the peripheral SIS modules is generated based on $r_bsp_config.h$, so it is necessary to ensure that the details of the startup processing you created and the contents of $r_bsp_config.h$ match.

Figure 2.3 illustrates configuration file settings.



Figure 2.3 Configuration File Settings



3. Configuration

Two header files are used to configure the r_bsp. One is used to choose the platform, and the other to configure the chosen platform.

3.1 Choosing a Platform

The r_bsp provides board support packages for a variety of MCUs. Choosing the platform to be used is accomplished by modifying the *platform.h* file located in the *r_bsp* folder.

3.2 Platform Configuration

After selecting a platform, you must configure it. The file *r_bsp_config.h* contains the platform settings. Each platform has a configuration file called *r_bsp_config_reference.h*, which is located in the platform's *board* folder.

The contents of each *r_bsp_config.h* file differs according to the MCU associated with it, but many of the options are the same. The following sections provide details on these configuration options. Note that each macro starts with the common prefix "BSP_CFG_," which makes them easy to search for and identify.

When using Smart Configurator, the configuration options can be set on the software component configuration screen. Setting values are automatically reflected in *r_bsp_config.h* when adding modules to a user project.

3.2.1 MCU Product Part Number Information

The MCU's product part number information makes it possible to provide a variety of information about the MCU along with the r_bsp. Information related to the MCU's product part number is defined at the beginning of the configuration file. All of these macros start with "BSP_CFG_MCU_PART." Some MCUs have more product part number–related information than others, but the standard definitions are listed below.

Table 3.1	Product Part Number Definitions
-----------	--

Definition	Value	Description
BSP_CFG_MCU_PART_ROM_SI ZE	See comments above #define in <i>r_bsp_config.h</i> .	Defines the ROM size.
BSP_CFG_MCU_PART_PIN_NU M		Defines the pin count.
BSP_CFG_MCU_PART_HAS_DA TA_FLASH		Defines whether or not the device incorporates flash memory.
BSP_CFG_MCU_PART_ROM_T YPE		Defines the device type.



RL78 Family

3.2.2 Peripheral I/O Redirection Register

RL78 MCUs provide functionality to switch the ports assigned to alternate functions. After a reset the r_bsp makes MCU pin assignment settings using the pin assignment configuration macros in *r_bsp_config.h*.

Table 3.2 Peripheral I/O Redirection Register Definitions

Definition	Corresponding Device	Value	Description
BSP_CFG_PIORx (x=0-5)	RL78/G22, RL78/G23	See comments above #define in <i>r_bsp_config.h</i> .	Defines ports to which alternate functions are assigned. The value of x varies from device to device. Refer to r_bsp_config.h for the details of each definition.
BSP_CFG_PIORyy (yy=00-99)	RL78/F23, RL78/F24, RL78/G15, RL78/G16, RL78/G24	See comments above #define in <i>r_bsp_config.h.</i>	Defines ports to which alternate functions are assigned. The value of yy varies from device to device. Refer to r_bsp_config.h for the details of each definition.



RL78 Family Board Support Package Module Using Software Integration System

3.2.3 RAM/SFR Guard Functionality

RL78 MCUs are provided with functionality to protect the data in the specified RAM space as well as the data in the control registers of the port, interrupt, clock control, voltage detection circuit, and RAM parity error detection functions. After a reset the r_bsp makes MCU guard area settings using the guard functionality configuration macros in *r_bsp_config.h*.

Table 3.3	RAM/SFR	Guard	Functionality	/ Definitions
-----------	---------	-------	---------------	---------------

Definition	Value	Description
BSP_CFG_INVALID_MEMORY_ ACCESS_DETECTION_ENABLE	See comments above #define in <i>r_bsp_config.h</i> .	Defines whether or not illegal memory access detection is performed.
BSP_CFG_RAM_GUARD_FUNC		Defines the size of the RAM guard space.
BSP_CFG_PORT_FUNCTION_G UARD		Defines whether or not guarding is applied to port function control registers.
BSP_CFG_INT_FUNCTION_GUA RD		Defines whether or not guarding is applied to interrupt function registers.
BSP_CFG_CHIP_STATE_CTRL_ GUARD		Defines whether or not guarding is applied to clock control, voltage detection circuit, and RAM parity error detection function control registers.

3.2.4 RAM start address

RL78 MCUs has a function that can change the start address of RAM.

After reset, r_bsp sets the RAM start address using the RAMSAR address definition and RAM start address definition in r_bsp_config.inc.

Table 3.4 RAM start address setting register Definitions

Definition	Value	Description
BSP_CFG_ASM_RAMSAR_ADD RESS	Set in r_bsp_config.inc.	Defines the address of the RAMSAR register. No setting is required in the CC-RL environment.
BSP_CFG_ASM_RAM_GUARD_ START_ADDRESS		Defines the RAM start address. Do not define for devices that do not have a RAMSAR register.

3.2.5 Data Flash Access Restriction

RL78 MCUs are provided with functionality to enable or disable access to the data flash. After a reset the r_bsp makes data flash access settings using the data flash access restriction functionality configuration macros in *r_bsp_config.h*.

Table 3.5	Data Flash Access Restriction Definitions
-----------	---

Definition	Value	Description
BSP_CFG_DATA_FLASH_ACCE	See comments above	Defines whether access to the data
SS_ENABLE	#define in r_bsp_config.h.	flash is enabled or disabled.



RL78 Family Board Support Package Module Using Software Integration System

3.2.6 RTOS(r_bsp_config.h)

Defines if a RTOS is being used in the current application. After a reset the r_bsp makes RTOS settings using the RTOS functionality configuration macros in r_bsp_config.h.

Table 3.6	RTOS(r_	_bsp_	_config.h)	Definitions
-----------	---------	-------	------------	-------------

Definition	Value	Description
BSP_CFG_RTOS_USED	0=RTOS is not used.	Defines whether access to the data
	1=Reserved.	flash is enabled or disabled.
	2=Reserved.	Set the same value as
	3=Reserved.	BSP_CFG_ASM_RTOS_USED in
	4=Renesas ITRON is used.	r_bsp_config.inc.

3.2.7 RTOS(r_bsp_config.inc)

Defines if a RTOS is being used in the current application. After a reset the r_bsp makes RTOS settings using the RTOS functionality configuration macros in r_bsp_config.inc.

Table 3.7 RTOS(r_bsp_config.inc) Definitions

Definition	Value	Description
BSP_CFG_ASM_RTOS_USED	0=RTOS is not used.	Defines whether access to the data
	1=Reserved.	flash is enabled or disabled.
	2=Reserved.	Set the same value as
	3=Reserved.	BSP_CFG_RTOS_USED in
	4=Renesas ITRON is used.	r_bsp_config.h.



3.2.8 Clock Settings

The available clocks vary among RL78 MCUs, but the same basic concepts apply to all. After a reset the r_bsp initializes the MCU clocks using the clock configuration macros in *r_bsp_config.h*.

Definition	Value	Description
BSP_CFG_HISYSCLK_SOURCE	0 = Port	Defines the oscillation source of the
	1 = Connected	high-speed system clock.
	crystal/ceramic oscillator	
	2 = External clock input	
BSP_CFG_HISYSCLK_OPERATI	(X1 oscillation mode)	Defines high-speed system clock
ON	0 = X1 oscillator operating	operation control.
	1 = X1 oscillator stopped	
	(External clock input mode)	
	0 = External clock from	
	EXCLK pin is valid	
	1 = External clock from	
	EXCLK pin is invalid	
	(Port mode)	
	0 = I/O port	
	1 = I/O port	
BSP_CFG_SUBCLK_SOURCE	0 = Input port	Defines the oscillation source of the
	1 = Connected crystal	subsystem clock.
	oscillator	
	2 = External clock input	
BSP_CFG_SUBCLK_OPERATIO	(XT1 oscillation mode)	Defines subsystem clock operation
Ν	0 = XT1 oscillator operating	control.
	1 = XT1 oscillator stopped	
	(External clock input mode)	
	0 = External clock from	
	EXCLKS pin is valid	
	1 = External clock from EXCLKS pin is invalid	
	(Port mode)	
	0 = Input port	
	1 = Input port	
BSP_CFG_MOCO_SOURCE	0 = Middle-speed on-chip	Defines whether the middle-speed
BSP CFG MOCO OPERATION	oscillator stopped	on-chip oscillator clock operates or is
BSF_CIG_MOCO_OFERATION	1 = Middle-speed on-chip	stopped.
	oscillator operating	
BSP_CFG_OCOCLK_SOURCE	0 = High-speed on-chip	Defines the clock source used as the
	oscillator clock	main on-chip oscillator clock (foco).
	1 = Middle-speed on-chip	
	oscillator clock	
BSP_CFG_MAINCLK_SOURCE	0 = Main on-chip oscillator	Defines the clock source used as the
	clock (f _{OCO})	main system clock (f _{MAIN}).
	1 = High-speed system clock	
	(f _{MX})	
BSP_CFG_SUBSYSCLK_SOUR	0 = Subclock	Defines the clock source used as the
CE	1 = Low-speed on-chip	subsystem clock.
	oscillator clock	



Definition	Value	Description
BSP_CFG_FCLK_SOURCE	0 = Main system clock (f _{MAIN})	Defines the clock source used as the
	$1 = $ Subsystem clock (f_{SUB})	CPU and peripheral hardware clock
		(f _{CLK}).
BSP_CFG_XT1_OSCMODE	0 = Low-power oscillation 1	Defines the oscillation mode of the
	(default)	XT1 oscillator circuit.
	1 = Normal oscillation	
	2 = Low-power oscillation 2	
	3 = Low-power oscillation 3	
BSP_CFG_FMX_HZ	High-speed system clock	Defines the frequency of the high-
	frequency (unit: Hz)	speed system clock.
BSP_CFG_X1_WAIT_TIME_SEL	$0 = 2^8 / f_X$	Defines the oscillation stabilization
	$1 = 2^{9}/f_{X}$	time of the X1 clock.
	$2 = 2^{10}/f_X$	
	$3 = 2^{11}/f_X$	
	$4 = 2^{13}/f_X$ 5 = 2 ¹⁵ /f _X	
	$5 = 2^{17}/f_X$ 6 = 2 ¹⁷ /f _X	
	$6 = 2^{17}/f_X$ 7 = 2 ¹⁸ /f _X	
BSP_CFG_ALLOW_FSUB_IN_S	0 = Supply of subsystem	Defines supply of the subsystem
TOPHALT	clock to peripheral functions	clock in STOP mode and in HALT
	enabled	mode when the CPU is operating on
	1 = Supply of subsystem	the subsystem clock.
	clock to peripheral functions	
	other than realtime clock	
	stopped	
BSP_CFG_ALLOW_FSL_IN_STO PHALT	0 = Enables supply of	Defines setting in STOP mode or
PHALT	subsystem/low-speed on-chip oscillator select clock to	HALT mode while subsystem/low- speed on-chip oscillator select clock
	peripheral functions.	is selected as CPU clock.
	1 = Stops supply of	
	subsystem/low-speed on-chip	
	oscillator select clock to	
	peripheral functions.	
BSP_CFG_FIL_OPERATION	0 = Low-speed on-chip	Defines selection of CPU/peripheral
	oscillator stopped.	hardware clock(fCLK).
	1 = Low-speed on-chip	
	oscillator operating.	Defines the energing cleak of the
BSP_CFG_RTC_OUT_CLK_SOU RCE	0 = Subsystem clock	Defines the operating clock of the realtime clock, 32-bit interval timer,
	1 = Low-speed on-chip oscillator clock	UARTO and UART1 serial interfaces,
		remote control signal reception
		function, and clock output/buzzer
		output control circuit.
BSP_CFG_HOCO_DIVIDE	See comments above	Defines the frequency of the high-
	#define in <i>r_bsp_config.h</i> .	speed on-chip oscillator.
		Use an option byte (000C2H) to
		specify the setting of FRQSEL3. See
RSD CEC WAKELID MODE	0 = Normal activation	2.7 for the setting procedure.
BSP_CFG_WAKEUP_MODE	0 = Normal activation 1 = Fast activation	Defines the high-speed on-chip oscillator activation setting when
		STOP mode is canceled and when
		transitioning to SNOOZE mode.
BSP_CFG_FIH_SEL	See comments above	Defines the frequency of the high-
	#define in r_bsp_config.h.	speed on-chip oscillator.



Definition	Value	Description
BSP_CFG_PFB_ENABLE	0 = Disables the prefetch	Defines control of the prefetch buffer.
	buffer.	
	1 = Enables the prefetch	
	buffer.	
BSP_CFG_FLASH_MODE	0 = LP (low-power main) mode	Defines selection of flash operation mode.
	1 = LS (low-speed main)	mode.
	mode	
	2 = HS (high-speed main)	
	mode	
BSP_CFG_MOSC_DIVIDE	$0 = f_{MX}$	Defines the frequency dividing ratio of
	$1 = f_{MX}/2$	the high-speed system clock.
	$2 = f_{MX}/4$ $3 = f_{MX}/8$	
	$3 = I_{MX}/8$ 4 = f _{MX} /16	
BSP CFG MOCO DIVIDE	0 = 4 MHz	Defines the frequency of the middle-
	1 = 2 MHz	speed on-chip oscillator.
	2 = 1 MHz	
BSP_CFG_FMP_DIVIDE	See comments above	Defines fMP clock division control.
	#define in r_bsp_config.h.	
BSP_CFG_PLL_DIVIDE	See comments above	Defines control of PLL frequency
BSP_CFG_PLL_OPERATION	#define in <i>r_bsp_config.h.</i> 0 = Stops PLL operation	division selection. Defines control of PLL operation.
BSP_CFG_PLLCLK_OPERATION	1 = Starts PLL operation	Dennes control of PEL operation.
N		
BSP_CFG_PLLCLK_SOURCE	0 = Stops supply of the on-	Defines control of the PLL operating
	chip oscillator	clock supply.
	clock(fOCO)/high-speed system clock(fMX).	
	1 = Enables supply of the on-	
	chip oscillator	
	clock(fOCO)/high-speed	
	system clock(fMX).	
BSP_CFG_FMAIN_DIVIDE	0 = No division	Defines control of PLL input clock
	1 = Divided by 2 (fMAIN = 16 MHz input only)	(fPLLI) division selection.
	2 = Divided by 4 (fMAIN = 20)	
	MHz input only)	
BSP_CFG_PLL_MULTI	See comments above	Defines control of PLL multiplication
	#define in r_bsp_config.h.	selection.
BSP_CFG_PLL_MODE	0 = Clock through mode	Defines control of clock mode
	(fMAIN) 1 = PLL-clock-selected mode	selection.
	(fPLL)	
BSP_CFG_FPLL_HZ	PLL clock frequency	Defines the frequency of the PLL
	(unit: Hz)	clock.
BSP_CFG_LOCKUP_WAIT_COU	0 = Selects 128/fMAIN	Defines control of setting lock-up wait
NT_SEL	1 = Selects 256/fMAIN	counter.
	2 = Selects 512/fMAIN	
	3 = Selects 1024/fMAIN	



Definition Value Description BSP_CFG_CAN_CLOCK_OPER 0 = Stops CAN X1 clock (X) supply. Stops CAN X1 clock (X) supply. BSP_CFG_LIN1_CLOCK_SOUR 0 = Stelets the fLX clock Defines control of selecting LIN1 communication clock source supply Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_OPER 0 = Stops LIN1 communication clock source supply Defines control of selecting LIN0 communication clock source BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fICLK clock 1 = Selects the fMX clock Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects the fICLK clock 1 = Selects Stel LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects Stel Loop count (unit: number of times) Defines the subsystem clock. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock sollation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the indele-speed on-chip oscillator clock sollation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) </th <th></th> <th>1</th> <th></th>		1	
ATION supply. stopping CAN X1 clock (KX). BSP_CFG_LIN1_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of selecting LIN1 CE 1 = Selects the fKX clock Defines control of selecting LIN1 BSP_CFG_LIN1_CLOCK_OPER 0 = Stops LIN1 Defines control of selecting LIN1 ATION 1 = Enables LIN1 Defines control of selecting LIN0 CE 1 = Selects the fKX clock Defines control of selecting LIN0 CE 1 = Selects the fKX clock Defines control of selecting LIN0 CE 1 = Selects the fKX clock Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Stops LIN0 Defines control of supplying or stopping LIN0 communication clock source. Stopping LIN0 0 = Stops LIN0 Defines control of TRDe clock source. Supply 1 = Enables LIN0 Defines control of TRDe clock source. Supply 1 = Selects TSL Defines control of TRDe clock source. BSP_CFG_SUBWAITTIME Loop count Defines to busystem clock oscillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count Defines the high-speed on-chip oscillator clock scillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count <			-
I = Enables CAN X1 clock (X) supply. Interpretation BSP_CFG_LIN1_CLOCK_SOUR CE 0 = Selects the fCLK clock 1 = Selects the fLX clock 0 = Stops LIN1 communication clock source supply Defines control of supplying or stopping LIN1 communication clock source supply BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Selects the fCLK clock 1 = Selects the fLK clock Defines control of supplying or stopping LIN1 communication clock source supply BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stelects the fMX clock Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stelects the fIX clock Defines control of supplying or stopping LIN2 communication clock source supply BSP_CFG_TRD_CLOCK_SOUR CE 0 = Stelects fLN0 communication clock source supply Defines control of TRDe clock selection. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fLK or fMP selects fSL Defines the subsystem clock source. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the lin2/speed on-chip oscillator clock scillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) D			
(X) supply. Defines control of selecting LIN1 BSP_CFG_LIN1_CLOCK_OPER 0 = Stops LIN1 Communication clock source. BSP_CFG_LIN1_CLOCK_OPER 0 = Stops LIN1 Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_OPER 0 = Stops LIN1 Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Stops LIN0 Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Stops LIN0 Defines control of supplying or stopping LIN0 communication clock source. ATION 0 = Stops LIN0 Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Stops LIN0 Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_SUBWAITTIME Loop count Defines the subsystem clock source. BSP_CFG_FIRD_CLOCK_SOUR 0 = Selects fCLK or fMP Defines the subsystem clock. BSP_CFG_SIBWAITTIME Loop count Defines the subsystem clock. BSP_CFG_FIHWAITTIME Loop count Defines the high-speed on-chip oscillator clock soillator stabilization wait time. BSP_CFG_FILWAITTIME Loop count Defines the sublex stin using the main system	ATION		stopping CAN X1 clock (fX).
BSP_CFG_LIN1_CLOCK_SOUR 0 = Selects the fCLK clock 1 = Selects the fMX clock Defines control of selecting LIN1 communication clock source. BSP_CFG_LIN1_CLOCK_OPER ATION 0 = Stops LIN1 communication clock source supply Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of supplying or stopping LIN1 communication clock source supply BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP selects fL Defines tontrol of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines tontrol of TRDe clock selection. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation scillator clock socillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock socillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME <td< td=""><td></td><td></td><td></td></td<>			
CE 1 = Selects the fMX clock communication clock source. BSP_CFG_LIN1_CLOCK_OPER 0 = Stops LIN1 Defines control of supplying or stopping LIN1 communication clock source. ATION 1 = Enables LIN1 Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_OPER 0 = Selects the fMX clock Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fLN0 communication clock source supply Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fLX or fMP Defines control of TRDe clock source. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the inde-speed on-chip oscillator of clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the inde-speed on-chip oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.* ¹ BSP_CFG_FILWAITTIME Loop co			
BSP_CFG_LIN1_CLOCK_OPER 0 = Stops LIN1 communication clock source supply Defines control of supplying or stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of selecting LIN0 communication clock source. BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stepts LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_OPER ATION 0 = Stepts LIN0 communication clock source supply Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fiel KN2 clock Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fiel KN2 Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fiel KS Defines the subsystem clock. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the table variatime for the PLL multiplication setting. BSP_CFG_FILWAITTIME Loop count (unit: number o			
ATION communication clock source supply stopping LIN1 communication clock source. stopping LIN1 communication clock source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock 1 = Selects the fMX clock CE Defines control of selecting LIN0 communication clock source supply BSP_CFG_LIN0_CLOCK_OPER 0 = Selects the fMX clock communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fCLK or fMP 1 = Enables LIN0 communication clock source supply Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the inide-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the look-count using the main system clock.*1 <td></td> <td>1 = Selects the fMX clock</td> <td>communication clock source.</td>		1 = Selects the fMX clock	communication clock source.
supply 1 = Enables LIN1 communication clock source supply source. BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of supplying or communication clock source supply BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_OPER CE 0 = Stops LIN0 communication clock source supply Defines control of TRDe clock selection. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fSL Defines the subsystem clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock selection. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the india-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the toop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times)			
1 = Enables LIN1 communication clock source supply Defines control of selecting LIN0 BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines the subsystem clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the nigh-speed on-chip oscillator clock socillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the idp-speed on-chip oscillator clock socillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setalij. Defined as the loop co	ATION		
communication clock source supply communication clock source supply BSP_CFG_LIN0_CLOCK_SOUR 0 = Selects the fCLK clock Defines control of selecting LIN0 communication clock source. BSP_CFG_LIN0_CLOCK_OPER 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Stops LIN0 communication clock source supply Defines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fCLK or fMP Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the indid-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the indid-speed on-chip oscillator clock scillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defines the stable wait time for the main system clock.*1			source.
supply selects the fLLK clock BSP_CFG_LIN0_CLOCK_OPER 1 = Selects the fMX clock communication clock source. BSP_CFG_LIN0_CLOCK_OPER 0 = Stops LIN0 communication clock source. ATION Defines control of supplying or stopping LIN0 communication clock source. befines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_OPER 0 = Stops LIN0 communication clock source. befines control of TRDe clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fLK or fMP befines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock socillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME </td <td></td> <td></td> <td></td>			
BSP_CFG_LIN0_CLOCK_SOUR CE 0 = Selects the fCLK clock 1 = Selects the fMX clock Defines control of selecting LIN0 communication clock source. BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the look count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME <td></td> <td></td> <td></td>			
CE 1 = Selects the fMX clock communication clock source. BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Stelects fCLK or fMP 1 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock socillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the indele-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines table wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the lock-sup wait time for the PLL multiplicatin setting. Defined as the loop count using the main sys			
BSP_CFG_LIN0_CLOCK_OPER ATION 0 = Stops LIN0 communication clock source supply Defines control of supplying or stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines the subsystem clock oscillation stabilization wait time. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Def			U U U U U U U U U U U U U U U U U U U
ATION communication clock source supply stopping LIN0 communication clock source. BSP_CFG_TRD_CLOCK_SOUR 0 = Selects fCLK or fMP Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FLUWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_C			
supply 1 = Enables LIN0 communication clock source supply source. BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator stabilization stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator stabilization setting. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- spee			
1 = Enables LIN0 communication clock source supply BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the look-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines th	ATION		
communication clock source supplyBSP_CFG_TRD_CLOCK_SOUR CE0 = Selects fCLK or fMP 1 = Selects fSLDefines control of TRDe clock selection.BSP_CFG_SUBWAITTIMELoop count (unit: number of times)Defines the subsystem clock oscillator stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIHWAITTIMELoop count (unit: number of times)Defines the subsystem clock.*1BSP_CFG_FIHWAITTIMELoop count (unit: number of times)Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_CCKUP_WAITTIMELoop count (unit: number of times)Defines the stable wait time for the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock s			source.
supply Defines control of TRDe clock BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fCLK or fMP 1 = Selects fSL Defines the subsystem clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop coun			
BSP_CFG_TRD_CLOCK_SOUR CE 0 = Selects fSL Defines control of TRDe clock selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the subsystem clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the suble wait time for the PLL multiplication setbiling. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the lock-up wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1			
CE 1 = Selects fSL selection. BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the nigh-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-poed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator.	BSP CEG TPD CLOCK SOLIP		Defines control of TRDe clock
BSP_CFG_SUBWAITTIME Loop count (unit: number of times) Defines the subsystem clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator.			
(unit: number of times)oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIHWAITTIMELoop count (unit: number of times)Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the peration of the high- speed on-chip oscillator clock at initialization			
BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the lock-witime for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator clock at inititalization.	BSF_CFG_SOBWAIT HIME		
main system clock.*1BSP_CFG_FIHWAITTIMELoop count (unit: number of times)Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.		(unit: number of times)	
BSP_CFG_FIHWAITTIME Loop count (unit: number of times) Defines the high-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defines the stable wait time for the PLL multiplication setting. BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator clock at initialization.			
(unit: number of times)oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the clock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.	BSP CEG EIHWAITTIME		
wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.			
BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.			
BSP_CFG_FIMWAITTIMELoop count (unit: number of times)Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.			Defined as the loop count using the
BSP_CFG_FIMWAITTIME Loop count (unit: number of times) Defines the middle-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1 BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator clock at initialization.			main system clock.*1
(unit: number of times)oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.	BSP_CFG_FIMWAITTIME	Loop count	
Defined as the loop count using the main system clock.*1BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.			
BSP_CFG_FILWAITTIMELoop count (unit: number of times)Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the look-we wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip oscillator clock at initialization.			wait time.
BSP_CFG_FILWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the low-speed on-chip oscillator clock oscillation stabilization wait time. BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator clock at initialization.			
(unit: number of times)oscillator clock oscillation stabilization wait time. Defined as the loop count using the main system clock.*1BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip initialization.			main system clock.*1
wait time.BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the look-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip initialization.	BSP_CFG_FILWAITTIME		
BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip initialization.		(unit: number of times)	
BSP_CFG_PLLWAITTIMELoop count (unit: number of times)Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1BSP_CFG_LOCKUP_WAITTIMELoop count (unit: number of times)Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1BSP_CFG_FIH_START_ON_STA RTUP0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chipDefines the operation of the high- speed on-chip initialization.			
BSP_CFG_PLLWAITTIME Loop count (unit: number of times) Defines the stable wait time for the PLL multiplication setting. Defined as the loop count using the main system clock.*1 BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator.			
Image: Section of the section of th			
BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the lock-up wait time for stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1	BSP_CFG_PLLWAITTIME		
BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the operation of the high- speed on-chip oscillator.		(unit: number of times)	
BSP_CFG_LOCKUP_WAITTIME Loop count (unit: number of times) Defines the lock-up wait time for stabilization of the PLL clock frequency. BSP_CFG_FIH_START_ON_STA RTUP 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Defines the lock-up wait time for stabilization of the PLL clock frequency.			
(unit: number of times) stabilization of the PLL clock frequency. Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA 0 = High-speed on-chip oscillator clock stops 1 = High-speed on-chip Image: Note that the speed on the speed o			
BSP_CFG_FIH_START_ON_STA 0 = High-speed on-chip oscillator clock stops Defines the operation of the high-speed on-chip oscillator clock stops 1 = High-speed on-chip initialization.			
BSP_CFG_FIH_START_ON_STA 0 = High-speed on-chip oscillator clock stops Defined as the loop count using the main system clock.*1 BSP_CFG_FIH_START_ON_STA 0 = High-speed on-chip oscillator clock stops Defines the operation of the high-speed on-chip oscillator clock at initialization.			
BSP_CFG_FIH_START_ON_STA 0 = High-speed on-chip oscillator clock stops Defines the operation of the high- speed on-chip oscillator clock at 1 = High-speed on-chip			
BSP_CFG_FIH_START_ON_STA0 = High-speed on-chip oscillator clock stopsDefines the operation of the high- speed on-chip oscillator clock at initialization.			
RTUPoscillator clock stopsspeed on-chip oscillator clock at1 = High-speed on-chipinitialization.	BSP_CFG_FIH_START_ON_STA	0 = High-speed on-chip	-
1 = High-speed on-chip initialization.			
oscillator clock starts			initialization.
		oscillator clock starts	



Note: 1. The loop count refers to a loop consisting of a "for" statement that executes a single NOP instruction.

The actual source code is as follows:

```
/* WAIT_LOOP */
for (w_count = 0U; w_count <= BSP_CFG_SUBWAITTIME; w_count++)
{
    BSP_NOP();
}</pre>
```

However, since the actual number of cycles will differ according to factors such as the optimization option, you will need to specify a setting that matches your environment.



3.2.9 Option Bytes

You can select the behavior after a reset by setting option bytes. For example, you can specify settings for the watchdog timer and voltage detection circuit.

The option byte setting values are defined *r_bsp_config.h* when using the IAR environment. When using another environment, specify these settings in the project properties.

Table 3.9 Option Byte Definitions

Definition	Value	Description
BSP_CFG_OPTBYTE0_VALUE BSP_CFG_OPTBYTE1_VALUE BSP_CFG_OPTBYTE2_VALUE BSP_CFG_OPTBYTE3_VALUE BSP_CFG_OPTBYTE4_VALUE	Option byte value	Specifies the setting value of the corresponding option byte. These macro definitions are used by the IAR environment only. For the Renesas compiler or LLVM environment, specify these settings in the compile options.

3.2.10 Security ID Codes for On-Chip Debugging

You can protect against third parties reading the contents memory by setting Security ID Codes for On-Chip Debugging.

The Security ID Codes for On-Chip Debugging setting values are defined r_bsp_config.h when using the IAR environment. When using another environment, specify these settings in the project properties.

Table 3.10 Security ID Codes for On-Chip Debugging Definitions		
Definition	Value	Description
BSP_CFG_SECUID0_VALUE	Security ID Codes for On-	Specifies the setting value of the
BSP_CFG_SECUID1_VALUE	Chip Debugging value	corresponding Security ID Codes for
BSP_CFG_SECUID2_VALUE		On-Chip Debugging.
BSP_CFG_SECUID3_VALUE		These macro definitions are used by
BSP_CFG_SECUID4_VALUE		the IAR environment only. For the
BSP_CFG_SECUID5_VALUE		Renesas compiler or LLVM
BSP_CFG_SECUID6_VALUE		environment, specify these settings in
BSP_CFG_SECUID7_VALUE		the compile options.
BSP_CFG_SECUID8_VALUE		
BSP_CFG_SECUID9_VALUE		
BSP_CFG_SECUIDA_VALUE		
BSP_CFG_SECUIDB_VALUE		
BSP_CFG_SECUIDC_VALUE		
BSP_CFG_SECUIDD_VALUE		
BSP_CFG_SECUIDE_VALUE		
BSP_CFG_SECUIDF_VALUE		

T-1.1- 0.40 D . (*.....



3.2.11 Startup Disable

Definition	Value	Description
BSP_CFG_STARTUP_DISABLE	0 = BSP startup enabled 1 = BSP startup disabled	Defines whether initial clock setting processing is enabled or disabled. When "disabled" is selected, initial clock setting processing is disabled. To disable startup entirely, manually delete the startup assembler code and add your own startup processing.

3.2.12 Smart Configurator

Table 3.12 Smart Configurator Definitions

Definition	Value	Description	
BSP_CFG_CONFIGURATOR_SE	0 = Smart Configurator not	Defines whether or not Smart	
LECT	used	Configurator is used in the current	
	1 = Smart Configurator used project. When		
		BSP_CFG_CONFIGURATOR_SELE	
		CT = 1, the Smart Configurator	
		initialization function is called.	
BSP_CFG_CONFIGURATOR_VE	See comments above	Defines the version of Smart	
RSION	#define in r_bsp_config.h.	Configurator you are using.	



3.2.13 API Functions disable Usage

Definition	Value	Description
BSP_CFG_CLOCK_OPERATION	0 = API Functions enable	Defines whether API
_API_FUNCTIONS_DISABLE	1 = API Functions disable	Functions(R_BSP_StartClock,
		R_BSP_StopClock) is disabled.
		When
		BSP_CFG_CLOCK_OPERATION_A
		PI_FUNCTIONS_DISAB LE = 1,
		cannot use API Functions, but can
		reduce the memory size.
BSP_CFG_GET_FREQ_API_FU		Defines whether API
NCTIONS_DISABLE		Functions(R_BSP_GetFclkFreqHz) is
		disabled.
		When
		BSP_CFG_GET_FREQ_API_FUNCT
		IONS_DISAB LE = 1, cannot use API
		Functions, but can reduce the
		memory size.
BSP_CFG_SET_CLOCK_SOUR		Defines whether API
CE_API_FUNCTIONS_DISABLE		Functions(R_BSP_SetClockSource)
		is disabled.
		When
		BSP_CFG_SET_CLOCK_SOURCE_
		API_FUNCTIONS_DISAB LE = 1, cannot use API Functions, but can
		reduce the memory size.
BSP CFG CHANGE CLOCK S	-	Defines whether API
ETTING API FUNCTIONS DISA		Functions(R_BSP_ChangeClockSetti
BLE		ng) is disabled.
		When
		BSP CFG CHANGE CLOCK SETT
		ING API FUNCTIONS DISABLE =
		1, cannot use API Functions, but can
		reduce the memory size.
BSP_CFG_SOFTWARE_DELAY_	1	Defines whether API
API_FUNCTIONS_DISABLE		Functions(R_BSP_SoftwareDelay) is
		disabled.
		When
		BSP_CFG_SOFTWARE_DELAY_AP
		I_FUNCTIONS_DISAB LE = 1,
		cannot use API Functions, but can
		reduce the memory size.

3.2.14 Parameter check Usage

Table 3.14 Parameter check Usage Definition	าร
---	----

Definition	Value	Description
BSP_CFG_PARAM_CHECKING_ ENABLE	0 = Parameter check is invalid	Defines whether parameter check is enabled.
	1 = Parameter check is valid	Returns an error for incorrect setting when switching fCLK source.



3.2.15 Callback Function at Warm Start

Definition	Value	Description	
BSP_CFG_USER_WARM_STAR T_CALLBACK_PRE_INITC_ENA BLED	 0 = User function is not called before C runtime environment is initialized 1 = User function is called before C runtime environment is initialized 	Defines whether or not a user function is called before the C runtime environment is initialized.	
BSP_CFG_USER_WARM_STAR T_PRE_C_FUNCTION	Function called before C runtime environment is initialized	Defines the user function called before the C runtime environment is initialized.	
BSP_CFG_USER_WARM_STAR T_CALLBACK_POST_INITC_EN ABLED	 0 = User function is not called after C runtime environment is initialized 1 = User function is called after C runtime environment is initialized 	Defines whether or not a user function is called after the C runtime environment is initialized.	
BSP_CFG_USER_WARM_STAR T_POST_C_FUNCTION	Function called after C runtime environment is initialized	Defines the user function called after the C runtime environment is initialized.	

3.2.16 Watchdog timer refresh

Table 3.16	Watchdog	timer	refresh	Definitions
------------	----------	-------	---------	-------------

Definition	Value	Description
BSP_CFG_WDT_REFRESH_EN ABLE	 0 = WDT operation disabled. 1 = WDT operation enabled. Window Open Period of Watchdog timer is 100% 2 = WDT operation enabled. Window Open Period of Watchdog timer is 50%. 3 = WDT operation enabled. Window Open Period of Watchdog timer is 75%. 	Defines how to use the watchdog timer. Please also set this config as the same setting in Watchdog Timer config.
BSP_CFG_USER_WDT_REFRE SH_INIT_FUNCTION	Function to set the interval interrupt of the watchdog timer.	Defines the function to be called when calling the user function before setting the clock.
BSP_CFG_USER_WDT_REFRE SH_SETTING_FUNCTION	Function to set the refresh permission flag of the watchdog timer.	Defines a function that sets a flag that allows the watchdog timer to refresh while waiting for clock oscillation to stabilize.



RL78 Family Board Support Package Module Using Software Integration System

4. API Information

The driver API conforms to Renesas API naming conventions.

4.1 Hardware Requirements

Not applicable.

4.2 Hardware Resource Requirements

Not applicable.

4.3 Software Requirements

None

4.4 Limitations

4.4.1 IAR Compiler Limitations

When using the IAR compiler, use *r_bsp_config.h* to make option byte settings.

4.4.2 Watchdog Timer Refresh Limitations

When the window open period of the watchdog timer is set to 50% or 75%, the refresh timing assumes an interval interrupt.

Do not refresh at any timing other than interval interrupts.

4.5 Supported Toolchains

The operation of this SIS module has been confirmed with the toolchains listed in 7.1, Confirmed Operating Environment.

4.6 Interrupt Vectors Used

This SIS module does not use interrupt vectors.

4.7 Header Files

All API calls are included by incorporating the file *platform.h*, which is supplied with the driver's project code.

4.8 Integer Types

This project uses ANSI C99 "Exact width integer types" in order to make the code clearer and more portable. These types are defined in *stdint.h*.



4.9 API Typedef

4.9.1 Clock Resource

This typedef defines commands that can be used with the R_BSP_StartClock(), R_BSP_StopClock(), R_BSP_SetClockSource() and R_BSP_ChangeClockSetting() functions.

Available resources vary from device to device.

See the user's manual or r_bsp_common.h.

```
/* clock mode */
typedef enum
{
    HIOCLK, // High-speed on-chip oscillator
    SYSCLK, // High-speed system clock
    SXCLK, // Subsystem clock
    MIOCLK, // Middle-speed on-chip oscillator
    LOCLK, // Low-speed on-chip oscillator
    PLLCLK, // PLL clock
} e_clock_mode_t;
```

4.9.2 Unit of Software Delay

This typedef defines units which can be used with the R_BSP_SortwareDelay function.

4.10 Return Values

4.10.1 Error Codes

This typedef defines the error codes that can be returned by the R_BSP_StartClock(), R_BSP_StopClock(), R_BSP_SetClockSource() and R_BSP_ChangeClockSetting() functions.

```
/* Error identification */
typedef enum
{
    /* Refer to table below for members. */
} e_bsp_err_t;
```

Member	Description	
BSP_OK	Success.	
BSP_ARG_ERROR	An invalid argument was input.	
BSP_ERROR1	The specified clock is not oscillating or stopping.	
	The error occurrence conditions differ depending on the function.	
BSP_ERROR2	When switching between clock resources, a clock resource that is not oscillating may have been switched to.	
BSP_ERROR3	An unsupported state transition was specified. Refer to the user's manual.	



4.11 Code Size

The sizes od ROM, RAM and maximum stack usage associated with this module are listed below. Information is listed for a single representative device of the RL78/G2x Series, RL78/F2x Series respectively.

The ROM (code and constants) and RAM (global data) sizes are determined by the build-time configuration options described in Section 3, Configuration.

The values in the table below are confirmed under the following conditions:

Module revision:	r_bsp v1.30
Compiler version:	Renesas Electronics C Compiler Package for RL78 Family V1.11.00
	LLVM C/C++ Compiler for Renesas RL78 10.0.0.202203
	IAR C/C++ Compiler for Renesas RL78 version 4.21.3

Configuration options: Default settings

ROM, RAM, and Stack Code Sizes (RL78/F24)					
	API	Clock			
Compiler	function *1	setting *2	ROM	RAM	STACK
Renesas	Disable	Default	319	0	12
compiler	Disable	All enable	462	0	12
	Fachle	Default	2093	0	62
	Enable	All enable	2335	0	62
	Disable	Default	446	0	6
LLVM compiler		All enable	916	0	72
*3	Enable	Default	5186	0	286
		All enable	5917	0	286
	Disable	Default	254	0	32
		All enable	435	0	32
IAR compiler	Enable	Default	2344	0	66
	Enable	All enable	2631	0	66

ROM, RAM, and Stack Code Sizes (RL78/G15)						
Compiler	API function *1	Clock setting *2	ROM	RAM	STACK	
Renesas compiler	Disable	Default	260	0	12	
		All enable	260	0	12	
	Enable	Default	1020	0	62	
		All enable	1096	0	62	
LLVM compiler *3	Disable	Default	336	0	6	
		All enable	457	0	16	
	Enable	Default	2625	0	286	
		All enable	2856	0	286	
IAR compiler	Disable	Default	160	0	32	
		All enable	186	0	32	
	Enable	Default	930	0	32	
		All enable	977	0	32	



Board Support Package Module Using Software Integration System

		zes (RL78/G23)			
	API	Clock			
Compiler	function *1	setting *2	ROM	RAM	STACK
Renesas compiler	Disable	Default	291	0	16
		All enable	363	0	16
	Enable	Default	1568	0	62
		All enable	1670	0	62
LLVM compiler *3	Disable	Default	495	0	30
		All enable	774	0	74
	Enable	Default	4142	0	286
		All enable	4531	0	286
IAR compiler	Disable	Default	233	0	32
		All enable	319	0	32
	Enable	Default	1684	0	66
		All enable	1793	0	66

Note 1:

RL78 Family

Use macro definition BSP_CFG_XXXX_API_FUNCTIONS_DISABLE in r_bsp_config.h to enable / disable. The above measurement results are the values when all macro definitions are enabled or disabled. Note 2:

The default is the initial value of Smart Configurator.

Only valid for high-speed on-chip oscillator clock.

Note 3:

If measure the stack size using the LLVM compiler, add "-fstack-size-section" to the Compiler options.



RL78 Family

4.12 "for," "while," and "do while" Statements

This module uses "for" and "do while" statements (loop processing) for wait processing to allow register values to take effect, for example. These instances of loop processing are indicated by the comment keyword "WAIT_LOOP." Therefore, if you wish to incorporate fail-safe processing into the instances of loop processing, you can locate them in the source code by searching for the keyword "WAIT_LOOP."

A code sample is shown below:

```
for statement:
HIOSTOP = 0;
/* WAIT_LOOP */
for (w_count = 0U; w_count <= BSP_CFG_FIHWAITTIME; w_count++)
{
    BSP_NOP();
}
do while statement:
MSTOP = 0;
/* WAIT_LOOP */
do{
    tmp_stab_wait = OSTC;
    tmp_stab_wait &= STAB_WAIT;
}while(tmp_stab_wait != STAB_WAIT);
```



5. API Functions

5.1 Overview

The module uses the following functions:

Function	Description			
R_BSP_StartClock	Starts oscillation of the specified clock.			
R_BSP_StopClock	Stops oscillation of the specified clock.			
R_BSP_GetFclkFreqHz	Returns the CPU and peripheral hardware clock frequency.			
R_BSP_SetClockSource	Changes the clock source of the CPU and peripheral hardware clock to the specified clock.			
R_BSP_ChangeClockSett	Changes the specified clock setting.			
ing				
R_BSP_SoftwareDelay	Delays the specified duration.			
BSP_DISABLE_INTERR	Disables acceptance of all maskable interrupts. This is a macro function.			
UPT				
BSP_ENABLE_INTERRU	Enables acceptance of all maskable interrupts. This is a macro function.			
PT				
BSP_NOP	Executes a NOP instruction. This is a macro function.			



5.2 R_BSP_StartClock()

This function starts oscillation of the specified clock.

Format

e_bsp_err_t R_BSP_StartClock(e_clock_mode_t mode);

Parameters

mode

Specifies the clock on which oscillation will start (see 4.9.1).

Return Values

The cause of the error varies from device to device (see below).

BSP_OK /* Specified clock is oscillating correctly. */

BSP_ERROR1

(RL78/G24)

When PLLCLK is specified for mode

When the subsystem clock is being supplied to fCLK.

When the setting of the FRQSEL4 bit of the user option byte(000C2H) is 1.

BSP_ARG_ERROR /* An invalid argument was input. */

Properties

Prototyped in *r_bsp_common.h*.

Description

This function starts oscillation of the specified clock.

In order to use this function to start oscillation on the high-speed system clock or subsystem clock, it is necessary to make the correct settings in the clock operating mode control register (CMC).

For example, even if the high-speed system clock is entered as an argument for this function, the high-speed system clock will not oscillate if EXCLK/OSCSEL is specified as the port.

The CMC register can only be read once after a reset, so make sure to enable it in the initial settings if you plan to use the high-speed system clock or subsystem clock.

Example

```
e_bsp_err_t err;
/* Start High-speed on-chip oscillator */
err = R_BSP_StartClock(HIOCLK);
if (err != BSP_OK)
{
    /* NG processing */
}
```

Special Notes:

This function is only available if the macro definition (BSP_CFG_CLOCK_OPERATION_API_FUNCTIONS_DISABLE) is set to 0.



5.3 R_BSP_StopClock()

This function stops oscillation of the specified clock. However, operation cannot be guaranteed if oscillation of a clock used as the CPU and peripheral hardware clock is stopped.

Format

e_bsp_err_t R_BSP_StopClock(e_clock_mode_t mode);

Parameters

mode

Specifies the clock on which oscillation will stop (see 4.9.1).

Return Values

BSP_OK/* Oscillation-stop processing performed for specified clock. */BSP_ARG_ERROR/* An invalid argument was input. */

Properties

Prototyped in *r_bsp_common.h*.

Description

This function stops oscillation of the specified clock.

The function does not do error checking for the specified clock, so operation cannot be guaranteed if oscillation of a clock used as the CPU and peripheral hardware clock is stopped.

Example

```
e_bsp_err_t err;
/* Stop High-speed on-chip oscillator */
err = R_BSP_StopClock(HIOCLK);
if (err != BSP_OK)
{
    /* NG processing */
}
```

Special Notes:

This function is only available if the macro definition (BSP_CFG_CLOCK_OPERATION_API_FUNCTIONS_DISABLE) is set to 0.



5.4 R_BSP_SetClockSource()

This function changes the clock resource supplied to the CPU and peripheral hardware clock.

In order to change the clock resource to the high-speed system clock or subsystem clock, the same clock must be enabled in the initial settings.

The clock operating mode control register (CMC), which controls the same clock, can only be read once after a reset.

As a result, it cannot be enabled during operation if it was disabled in the initial settings.

Format

e_bsp_err_t R_BSP_SetClockSource(e_clock_mode_t mode);

Parameters

mode

Specifies the clock resource to be supplied to the CPU and peripheral hardware clock (see 4.9.1).

Return Values BSP_OK	/* The CPU and peripheral hardware clock was switched to the specified clock. */
BSP_ERROR1	/* The specified clock is not oscillating. */
BSP_ERROR2	/* A state transition was specified in which, when switching the resource of the CPU and peripheral hardware clock, a clock resource that is not oscillating may have been switched to. */
BSP_ERROR3	/* An unsupported state transition was specified. */
BSP_ARG_ERROR	/* An invalid argument was input. */

Properties

Prototyped in *r_bsp_common.h*.

Description

This function changes the clock resource supplied to the CPU and peripheral hardware clock.

Example

```
e_bsp_err_t err;
/* Start clock operation (HIOCLK) */
err = R_BSP_StartClock(HIOCLK);
if(err != BSP_OK)
{
    /* NG processing */
}
/* Change clock source */
err = R_BSP_SetClockSource(HIOCLK);
if (err != BSP_OK)
{
    /* NG processing */
}
```



Special Notes:

This function is only available if the macro definition (BSP_CFG_SET_CLOCK_SOURCE_API_FUNCTIONS_DISABLE) is set to 0.

When switching the clock, check the precautions in the user's manual before using.



5.5 R_BSP_GetFclkFreqHz()

This function returns the frequency of the CPU and peripheral hardware clock.

Format

uint32_t R_BSP_GetFclkFreqHz(void);

Parameters

None

Return Values

Frequency of CPU and peripheral hardware clock

Properties

Prototyped in *r_bsp_common.h.*

Description

This function returns the frequency of the CPU and peripheral hardware clock. For example, there might be a setting in $r_bsp_config.h$ to specify 20 MHz as the frequency of the CPU and peripheral hardware clock. In this case, if you changed the frequency of the CPU and peripheral hardware clock to 5 MHz after the r_bsp had finished making clock settings, the function's return value would be "5000000."

Example

uint32_t fclk_freq;

fclk_freq = R_BSP_GetFclkFreqHz();

Special Notes:

This function is only available if the macro definition (BSP_CFG_GET_FREQ_API_FUNCTIONS_DISABLE) is set to 0.



5.6 R_BSP_ChangeClockSetting()

This function changes the clock setting.

The setting value is specified by setting the array pointer as an argument.

Since the setting values stored in the array differ depending on the device and clock resource, set them referring to the following parameters.

Format

e_bsp_err_t R_BSP_ChangeClockSetting(e_clock_mode_t mode, uint8_t *
set_values);

Parameters

mode

Specify the clock resource for which change the setting (see 4.9.1).

set_values

Specify the setting value to be changed (see below).

See comments in file r_bsp_config.h for details on each setting.

(RL78/F23, RL78/F24)

When HIOCLK is specified for mode

set_values[0] : See BSP_CFG_HOCO_DIVIDE comments.

set_values[1] : See BSP_CFG_FMP_DIVIDE comments.

When SYSCLK is specified for mode

set_values[0] : See BSP_CFG_FMP_DIVIDE comments.

When PLLCLK is specified for mode

set_values[0] : 0 When the frequency of fPLL is 40 MHz or less.

1 When the frequency of fPLL is faster than 40 MHz.

set_values[1] : See BSP_CFG_LOCKUP_WAIT_COUNT_SEL comments.

set_values[2] : See BSP_CFG_FMAIN_DIVIDE comments.

set_values[3] : See BSP_CFG_PLL_DIVIDE comments.

set_values[4] : See BSP_CFG_PLL_MULTI comments.

set_values[5] : BSP_CFG_PLLWAITTIME comments.

set_values[6] : BSP_CFG_FMP_DIVIDE comments.

(RL78/G15)

When HIOCLK is specified for mode

set_values[0] : See BSP_CFG_HOCO_DIVIDE comments.

(RL78/G16)

When HIOCLK is specified for mode set_values[0] : See BSP_CFG_HOCO_DIVIDE comments.


(RL78/G22)
When HIOCLK is specified for mode set_values[0] : See BSP_CFG_HOCO_DIVIDE comments.
When MIOCLK is specified for mode set_values[0] : See BSP_CFG_MOCO_DIVIDE comments.
When SYSCLK is specified for mode set_values[0] : See BSP_CFG_MOSC_DIVIDE comments.

(RL78/G23)

When HIOCLK is specified for mode

set_values[0] : See BSP_CFG_HOCO_DIVIDE comments.

When MIOCLK is specified for mode

set_values[0] : See BSP_CFG_MOCO_DIVIDE comments.

When SYSCLK is specified for mode

set_values[0] : See BSP_CFG_MOSC_DIVIDE comments.

(RL78/G24)

When HIOCLK is specified for mode

set_values[0] : See BSP_CFG_FLASH_MODE comments.

set_values[1] : See BSP_CFG_HOCO_DIVIDE comments.

set_values[2] : See BSP_CFG_PFB_ENABLE comments.

set_values[3] : See BSP_CFG_FIH_SEL comments.

When MIOCLK is specified for mode

set_values[0] : See BSP_CFG_MOCO_DIVIDE comments.

When SYSCLK is specified for mode

set_values[0] : See BSP_CFG_MOSC_DIVIDE comments.

When PLLCLK is specified for mode

set_values[0] : See BSP_CFG_PLL_MULTI comments.

set_values[1] : See BSP_CFG_PLL_DIVIDE comments.



Return Values

The cause of the error varies from device to device (see below).

/* The specified clock setting was changed. */

BSP_ERROR1

BSP OK

(RL78/F23, RL78/F24)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When the high-speed on-chip oscillator is oscillating, while the high-speed on-chip oscillator is not supplied to fCLK.

When a clock other than the above is specified for mode

When the specified clock is oscillating.

(RL78/G15)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When high-speed on-chip oscillator clock is not supplied to fCLK.

(RL78/G16)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When high-speed on-chip oscillator clock is not supplied to fCLK.

(RL78/G22)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When high-speed on-chip oscillator clock is not supplied to fCLK.

When a clock other than the above is specified for mode

When the specified clock is oscillating.

(RL78/G23)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When high-speed on-chip oscillator clock is not supplied to fCLK.

When a clock other than the above is specified for mode

When the specified clock is oscillating.



(RL78/G24)

When HIOCLK is specified for mode

When the high-speed on-chip oscillator is stopped, while the high-speed on-chip oscillator is being supplied to fCLK.

When high-speed on-chip oscillator clock is not supplied to fCLK.

When a clock other than the above is specified for mode

When the specified clock is oscillating.

BSP_ARG_ERROR /* An invalid argument was input. */

Properties

Prototyped in *r_bsp_common.h*.

Description

This function changes the clock setting.

Example

```
e_bsp_err_t err;
uint8_t set_values[2];
set_values[0] = 2U;
set_values[1] = 3U;
/* Stop clock(HIOCLK) */
err = R_BSP_StopClock(HIOCLK);
/* Change clock setting(HIOCLK) */
err = R_BSP_ChangeClockSetting(HIOCLK, set_values);
if (err != BSP_OK)
{
    /* NG processing */
}
/* Start clock(HIOCLK) */
err = R_BSP_StartClock(HIOCLK);
```

Special Notes:

This function is only available if the macro definition (BSP_CFG_CHANGE_CLOCK_SETTING_API_FUNCTIONS_DISABLE) is set to 0.

When changing the clock setting, check the precautions in the user's manual before using.



5.7 R_BSP_SoftwareDelay()

Delay the specified duration in units and return.

Format

e_bsp_err_t R_BSP_SoftwareDelay(uint32_t delay, e_bsp_delay_units_t units);

Parameters

delay

The number of 'units' to delay.

units

The 'base' for the units specified. See Section4.9.2.

Return Values

BSP_OK/* BSP_OK if delay executed. */BSP_ERROR1/* BSP_ERROR1 if delay/units combination resulted in overflow/underflow. */

Properties

Prototyped in *r_bsp_common.h*.

Description

This is function that may be called for all MCU targets to implement a specific wait time.

The actual delay time will take overhead into account. The overhead changes under the influence of the compiler, operating frequency and ROM cache. When the operating frequency is low, or the specified duration in units of microsecond level, please note that the error becomes large.



RL78 Family

Example

```
e_bsp_err_t ret;
/* Delay 5 seconds before returning */
ret = R_BSP_SoftwareDelay(5, BSP_DELAY_SECS);
if (BSP_OK != ret)
{
    /* NG processing */
}
/* Delay 5 milliseconds before returning */
ret = R_BSP_SoftwareDelay(5, BSP_DELAY_MILLISECS);
if (BSP_OK != ret)
{
    /* NG processing */
}
/* Delay 50 microseconds before returning */
ret = R_BSP_SoftwareDelay(50, BSP_DELAY_MICROSECS);
if (BSP OK != ret)
{
    /* NG processing */
}
```

Special Notes:

This function is only available if the macro definition (BSP_CFG_SOFTWARE_DELAY_API_FUNCTIONS_DISABLE, BSP_CFG_GET_GREQ_API_FUNCTIONS_DISABLE) is set to 0.

When using this function with a combination of RL78/G15 device and LLVM compiler, enable "-mdisable-mda" option.



6. Project Setup

This section describes how to add the r_bsp to your project.

6.1 Adding the SIS Module

This module must be added to each project in which it is used. Renesas recommends the method using Smart Configurator described in (1) or (3) below.

- (1) Adding the SIS module using Smart Configurator in e² studio You can add the SIS module to your project automatically by using Smart Configurator in e² studio. Refer to the application note RL78 Smart Configurator User's Guide: e² studio (R20AN0579) for details.
- (2) Adding the SIS module using Smart Configurator in CS+ You can add the SIS module to your project automatically by using the standalone version of Smart Configurator in CS+. Refer to the application note RL78 Smart Configurator User's Guide: CS+ (R20AN0580) for details.
- (3) Adding the SIS module using Smart Configurator in IAREW You can add the SIS module to your project automatically by using the standalone version of Smart Configurator. Refer to the application note RL78 Smart Configurator User's Guide: IAREW (R20AN0581) for details.



6.2 Adding the SIS Module to a Project in e² studio

How to add a the SIS module to a project in e^2 studio is described below.

6.2.1 Adding the SIS Module Using Smart Configurator in e² studio

This explanation uses e² studio (2021-01).

1. Create a new project in e^2 studio.

When creating your project, check the box next to "Use Smart Configurator" to launch Smart Configurator.



- 2. Follow the procedure described in 6.1, Adding the SIS Module, to add the SIS module to your project in e² studio.
- 3. Right-click the project and click "Properties."
- 4. On the Tool Settings tab, select Compiler \rightarrow Source.



5. SIS module include paths generated by Smart Configurator have been specified.



6. On the Tool Settings tab, select Linker \rightarrow Device.



7. Enter settings for the option bytes area.

Resource Builders C/C++ Build Build Variables Environment Logging Settings Stack Analysis Tool Chain Editor C/C++ General Project Natures Project References Renesas QE Run/Debug Settings	 SMS Assembler Source Object User Common CPU Device Miscellaneous Compiler Compiler Source Compiler Object Optimization Output Code Miscellaneous MISRA C Rule Check User Sasembler 	[Active] Manage Configurations vice
Environment Logging Settings Stack Analysis Tool Chain Editor C/C++ General Project Natures Project References Renesas QE	 SMS Assembler Source Object User Common CPU Device Miscellaneous Compiler Compiler Source Compiler Object Optimization Output Code Miscellaneous MISRA C Rule Check User Sasembler 	Security ID value (-security_id) 0 Reserve working memory for RRM/DMM function (-rrm) Start address area (-rrm= <value>) Secure memory area of OCD monitor (-debug_monitor) Memory area (-debug_monitor= <start address="">-<end address="">) Memory area (-debug_monitor= <start address="">-<end address="">) 1FE00-1FFFF Set user option byte (-user_opt_byte) User option byte value (-user_opt_byte= <value>) EFFFE8 Set enable/disable on-chip debug by link option (-ocdbg) On-chip debug control value (-ocdbg=<value>) 04 RAM area without section (-self/-ocdtr/-ocdhpi) None Output a warning message when a section is allocated to the RAM area (-selfw/ Check specifications of device (-check_device) Suppress checking section allocation that crosses (64KB-1) boundary (-check_64)</value></value></end></start></end></start></value>
	 Source Language Object Optimization Miscellaneous User User Input Advanced List Optimization Section Device Output Advanced Miscellaneous User 	Address range of memory type (-cpu)
	 Output Hex format CRC Operation Miscellaneous User 	< >

- 8. Right-click the project and click "Build Project."
- 9. Right-click the project and click "Debug" \rightarrow "Configure Debugger."
- 10.Click "Renesas GDB Hardware Debugging" \rightarrow "Project Name Hardware Debug."
- 11. On the Debugger tab, set "Debug hardware:" to "E2 Lite (RL78)."
- 12. On the Tool Connection Setting tab, set the main clock frequency and subclock frequency.



13.On the Connection Settings tab, set "Power Target From The Emulator (MAX 200mA)" to "Yes."

· • • • × • • 7 •	P		3
	Name: RL78_G23_BSP_Alpha5_CCRL_english HardwareDe	bug	
ype filter text	📄 Main 🏇 Debugger 🌘 Startup 🖏 Source 🔲 🖞	Common	
C/C++ Application C/C++ Remote Application E EASE Script		re: R7F100GLG	
C GDB Hardware Debugging C GDB Simulator Debugging (I	GDB Settings Connection Settings Debug Tool Setti	ngs	
Java Applet	~ Clock	20.00	
Java Application	Main Clock Frequency[MHz]	20.00 32.768	¥.
Launch Group	Sub Clock Frequency[kHz] Monitor Clock	System	* •
Launch Group (Deprecated)	Connection with Target Board	System	*
Remote Java Application	Emulator	(Auto)	
C* Renesas GDB Hardware Deb	Low voltage OCD board	No	[
RL78_G23_BSP_Alpha5_C	Power Target From The Emulator (MAX 200mA)	Yes	
💽 Renesas Simulator Debuggir	Supply Voltage[V]	3.3	~
	Hot Plug	No	V.
	✓ Flash		
	Current Security ID (HEX)	000000000000000000000000000000000000000	
	Permit Flash Programming	Yes	v
	Use Wide Voltage Mode	Yes	~
	Erase Flash ROM When Starting	Yes	Y
>		Revert	Apply
ter matched 13 of 15 items		neven	Abbit



7. Appendix

7.1 Confirmed Operating Environment

The environment in which the operation of the module has been confirmed is shown below.

Table 7.1 Confirmed Operating Environment (Rev. 1.00)

Item	Description	
Integrated development	ent Renesas Electronics e ² studio (2021-01)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.20.1	
C compiler	Renesas Electronics C compiler for R78 Family V.1.09.0	
	LLVM for Renesas RL78 Build Support 0.1.0.v20200629-1555	
Module revision	Rev.1.00	
Board used	RL78/G23-64p Fast Prototyping Board	
	(Product type: RTK7RLG230CLG000BJ)	

Table 7.2 Confirmed Operating Environment (Rev. 1.10)

Item	Description	
Integrated development	development Renesas Electronics e ² studio (2021-04)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.20.1	
C compiler	Renesas Electronics C compiler for R78 Family V.1.10.0	
	GCC & LLVM for Renesas RL78 Build Support 21.4.0.v20210325-1643	
Module revision	Rev.1.10	
Board used	RL78/G23-64p Fast Prototyping Board	
	(Product type: RTK7RLG230CLG000BJ)	

Table 7.3 Confirmed Operating Environment (Rev. 1.11)

Item	Description	
Integrated development	Renesas Electronics e ² studio (2021-04)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.20.1	
C compiler	Renesas Electronics C compiler for R78 Family V.1.10.0	
	GCC & LLVM for Renesas RL78 Build Support 21.4.0.v20210325-1643	
Module revision	Rev.1.11	
Board used	RL78/G23-64p Fast Prototyping Board	
	(Product type: RTK7RLG230CLG000BJ)	

Table 7.4 Confirmed Operating Environment (Rev. 1.12)

Item	Description	
Integrated development	ppment Renesas Electronics e ² studio (2021-07)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.1	
C compiler	Renesas Electronics C compiler for R78 Family V.1.10.0	
	GCC & LLVM for Renesas RL78 Build Support 21.7.0.v20210630-0826	
Module revision	Rev.1.12	
Board used	RL78/G23-64p Fast Prototyping Board	
	(Product type: RTK7RLG230CLG000BJ)	



Item	Description	
Integrated development	ppment Renesas Electronics e ² studio (2021-10)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.1	
C compiler	Renesas Electronics C compiler for R78 Family V.1.10.0	
	GCC & LLVM for Renesas RL78 Build Support 21.7.0.v20210630-0826	
Module revision	Rev.1.13	
Board used	RL78/G23-64p Fast Prototyping Board	
	(Product type: RTK7RLG230CLG000BJ)	

Table 7.5 Confirmed Operating Environment (Rev. 1.13)

Table 7.6 Confirmed Operating Environment (Rev. 1.20)

Item	Description
Integrated development	Renesas Electronics e ² studio (2022-01)
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.3
C compiler	Renesas Electronics C/C++ compiler for R78 Family V.1.11.0
	GCC & LLVM for Renesas RL78 Build Support 21.7.0.v20210630-0826
Module revision	Rev.1.20
Board used	RL78/F24 Target Board
	(Product type: RTK7F124FPC0 1000BJ)

Table 7.7 Confirmed Operating Environment (Rev. 1.30)

Item	Description
Integrated development	Renesas Electronics e ² studio (2022-07)
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.3
C compiler	Renesas Electronics C/C++ compiler for R78 Family V.1.11.0
	GCC & LLVM for Renesas RL78 Build Support 22.7.0.v20220419-1309
Module revision	Rev.1.30
Board used	RL78/G15 Target Board
	(Product type: RTK5RLG150C00WS1BJ)

Table 7.8 Confirmed Operating Environment (Rev. 1.40)

ltem	Description
Integrated development	Renesas Electronics e ² studio (2022-10)
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.3
C compiler	Renesas Electronics C/C++ compiler for R78 Family V.1.11.0
	GCC & LLVM for Renesas RL78 Build Support 22.10.0.v20220621-1003
Module revision	Rev.1.40
Board used	RL78/G22 Target Board
	(Product type: RTK7RLG220C00WS1BJ)

Table 7.9 Confirmed Operating Environment (Rev. 1.50)

Item	Description	
Integrated development	Renesas Electronics e ² studio (2023-01)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.3	
C compiler	Renesas Electronics C/C++ compiler for R78 Family V.1.11.0	
	GCC & LLVM for Renesas RL78 Build Support 23.01.0.v20220922-1404	
Module revision	Rev.1.50	
Board used	RL78/G16 Target Board	
	(Product type: RTK5RLG160C00WS1BJ)	



Item	Description	
Integrated development	Renesas Electronics e ² studio (2023-01)	
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 4.21.3	
C compiler	Renesas Electronics C/C++ compiler for R78 Family E.1.12.0	
	LLVM for Renesas RL78 10.0.0.202209	
Module revision	Rev.1.60	
Board used	RL78/G24 Target Board	
	(Product type: RTK7RLG240C00WS1BJ)	

Table 7.10 Confirmed Operating Environment (Rev. 1.60)

Table 7.11 Confirmed Operating Environment (Rev. 1.61)

ltem	Description		
Integrated development	Renesas Electronics e ² studio (2023-07)		
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 5.10.1		
C compiler	Renesas Electronics C/C++ compiler for R78 Family E.1.12.00		
	LLVM for Renesas RL78 10.0.0.202306		
Module revision	Rev.1.61		
Board used	RL78/F23 Target Board		
	(Product type: RTK7F124FPC01020BJ)		
	RL78/F24 Target Board		
	(Product type: RTK7F124FPC01000BJ)		
	RL78/G15 Target Board		
	(Product type: RTK5RLG150C00WS1BJ)		
	RL78/G16 Target Board		
	(Product type: RTK5RLG160C00WS1BJ)		
	RL78/G22 Target Board		
	(Product type: RTK7RLG220C00WS1BJ)		
	RL78/G23-64p Fast Prototyping Board		
	(Product type: RTK7RLG230CLG000BJ)		
	RL78/G24 Target Board		
	(Product type: RTK7RLG240C00WS1BJ)		



Item	Description		
Integrated development	Renesas Electronics e ² studio (2023-10)		
environment	IAR Systems IAR Embedded Workbench for Renesas RL78 5.10.3		
C compiler	Renesas Electronics C/C++ compiler for R78 Family E.1.12.01		
	LLVM for Renesas RL78 10.0.0.202310		
Module revision	Rev.1.62		
Board used	RL78/F23 Target Board		
	(Product type: RTK7F124FPC01020BJ)		
	RL78/F24 Target Board		
	(Product type: RTK7F124FPC01000BJ)		
	RL78/G15 Target Board		
	(Product type: RTK5RLG150C00WS1BJ)		
	RL78/G16 Target Board		
	(Product type: RTK5RLG160C00WS1BJ)		
	RL78/G22 Target Board		
	(Product type: RTK7RLG220C00WS1BJ)		
	RL78/G23-64p Fast Prototyping Board		
	(Product type: RTK7RLG230CLG000BJ)		
	RL78/G24 Target Board		
	(Product type: RTK7RLG240C00WS1BJ)		

Table 7.12 Confirmed Operating Environment (Rev. 1.62)



7.2 Notes on API functions when updating from Rev1.30 to Rev1.40

When using an API function, the corresponding macro definition must be set to 0.

Macro definitions are provided in r_bsp_config.h.

In v1.30 and earlier versions, the default values of macro definitions are all 0(API functions enabled), but in v1.40 and later versions, the default values are 1(API functions disabled) except for BSP_CFG_GET_FREQ_API_FUNCTIONS_DISABLE.

The reason for changing the default value is to reduce the default code size.

7.3 Notes on the R_BSP_ChangeClockSetting function when updating from Rev1.30 to Rev1.40

Changed conditions of return value on error.

For details, see 5.6 R_BSP_ChangeClockSetting().

7.4 Notes on the R_BSP_ChangeClockSetting function when updating from Rev1.60 to Rev1.61

In the RL78/G24 environment, the process of setting the FLMODE and PFBE registers has been deleted when PLLCLK is set as an argument.

Please set according to the flow below.





RL78 Family

Revision History

		Description		
Rev.	Date	Page	Summary	
1.00	Mar. 08, 2021	_	First edition issued	
1.10	Apr. 05, 2021	_	Added support for RTOS.	
		15	Added RTOS macro definition.	
			- BSP_CFG_RTOS_USED	
		19	Added Security ID Codes for On-Chip Debugging definition.	
			- BSP_CFG_SECUID0_VALUE	
			- BSP_CFG_SECUID1_VALUE	
			- BSP_CFG_SECUID2_VALUE	
			- BSP_CFG_SECUID3_VALUE	
			- BSP_CFG_SECUID4_VALUE	
			- BSP_CFG_SECUID5_VALUE	
			- BSP_CFG_SECUID6_VALUE	
			- BSP_CFG_SECUID7_VALUE	
			- BSP_CFG_SECUID8_VALUE	
			- BSP_CFG_SECUID9_VALUE	
		30	Renamed application notes referenced when adding SIS	
			modules	
			- RL78 Smart Configurator User's Guide: e ² studio	
			(R20AN0579) BL78 Smort Configurator Llogr's Cuide: CSL (R20AN0580)	
			 - RL78 Smart Configurator User's Guide: CS+ (R20AN0580) - RL78 Smart Configurator User's Guide: IAREW 	
			(R20AN0581)	
		35	Added Table 7.2 confirmed operating environment (Rev. 1.10)	
1.11	May.25.21	00	Review macro definition.	
1.11	Way.20.21	12	Removed description about platform selection by version.	
		18,24	Renamed following macro definitions of oscillation	
		10,24	stabilization wait time.	
			- BSP_CFG_SUBWAITTIME	
			- BSP_CFG_FIHWAITTIME	
			- BSP_CFG_FIMWAITTIME	
			- BSP_CFG_FILWAITTIME	
		19	Renamed following macro definitions of Option Bytes.	
			- BSP_CFG_OPTBYTE0_VALUE	
			- BSP_CFG_OPTBYTE1_VALUE	
			- BSP_CFG_OPTBYTE2_VALUE	
			- BSP_CFG_OPTBYTE3_VALUE	
		35	Added Table 7.3 confirmed operating environment (Rev. 1.11)	
1.12	Aug.04.21		Added a process to call user functions in start.S	
			Updated RL78/G23 iodefine.h(LLVM)	
		35	Added Table 7.4 confirmed operating environment (Rev. 1.12)	



ites.
mpiler.
ites.
mart
nment (Rev. 1.13)
ı.
nction.
ro definition.
DDRESS



		Description	1
Rev.	Date	Page	Summary
		21	3.2.10 Security ID Codes for On-Chip Debugging.
			Added the following macro definition.
			- BSP CFG SECUIDA VALUE
			- BSP_ CFG_SECUIDB_VALUE
			- BSP_ CFG_SECUIDC_VALUE
			- BSP_ CFG_SECUIDD_VALUE
			- BSP CFG SECUIDE VALUE
			- BSP_ CFG_SECUIDF_VALUE
		23	3.2.13 API Functions disable Usage
		20	Added the following macro definition.
			- BSP_CFG_CLOCK_OPERATION_API_FUNCTIONS_
			DISABLE
			- BSP_CFG_GET_FREQ_API_FUNCTIONS_DISABLE
			- BSP_CFG_SET_CLOCK_SOURCE_API_FUNCTIONS_
			DISABLE
			- BSP_CFG_CHANGE_CLOCK_SETTING_API_
			FUNCTIONS DISABE
		26	4.9.1 Clock Resource
		20	
			Added R_BSP_ChangeClockSetting function to functions that
		07	use clock resource.
		27	4.11 Code Size
		28	The measurement result of the code size has been update. 5.1 Overview
		20	Added R_BSP_ChangeClockSetting function.
		29,30,32	Added conditions to use in Special Note for API functions.
		33,34	Added chapter 5.6 R_BSP_ChangeClockSetting.
		41	Added Table 7.6 confirmed operating environment (Rev. 1.20)
1.30	May.31.22		Added support for RL78/G15.
1.00	11103.01.22		Added R_BSP_SoftwareDelay function.
		23	3.2.13 API Functions disable Usage
		20	Added the following macro definition.
			- BSP_CFG_SOFTWARE_DEALY_API_FUNCTIONS_
			DISABLE
		26	4.9.2 Unit of Software Delay
		20	Added definition for R_BSP_SoftwareDelay function.
		29	5.1 Overview
		23	Added R_BSP_SoftwareDelay function.
		35	5.6 R_BSP_ChangeClockSetting()
		55	Added a setting that can be changed with RL78/G15 in the
			Parameter column.
		36,37	Added chapter 5.7 R_BSP_SoftwareDelay.
		44	7.1 Confirmed Operating Environment Added Table 7.7
			confirmed operating environment (Rev. 1.30)
	1		



		Descript	ion
Rev.	Date	Page	Summary
1.40 Nov	Nov.11.22		Added support for RL78/G22.
			Added RL78/G15 code size.
		6	Figure 1.2 Structure of Generic Folder
			Renaming files stored in the iccrl folder.
		10	2.3 Global Interrupts
			Unified the file that defines the fixed vector table to iodefine.h.
		10	2.6 ID Code
			Remove ID code size.
		16	3.2.8 Clock Settings
			Added the following macro definitions.
			BSP_CFG_MOCO_OPERATION
		27	4.11 Code Size
			Added RL78/G15 code size.
		35	5.6 R_BSP_ChangeClockSetting()
			Added a setting that can be changed with RL78/G22 in the
			parameter column.
		36	5.6 R_BSP_ChangeClockSetting()
			Changed conditions of return value on error.
		47	7.1 Confirmed Operating Environment
			Added Table 7.8 confirmed operating environment (Rev. 1.40)
		48	7.2 Notes on API functions when updating from Rev1.30 to
			Rev1.40
			Added chapter 7.2
		48	7.3 Notes on the R_BSP_ChangeClockSetting function when
			updating from Rev1.30 to Rev1.40.
			Added chapter 7.3.
1.50	Jan.31.23		Added support for RL78/G16.
			Added the following code to cstart.asm.
			- Code for C++ project
			- Code for RAM initialization table
		35	5.6 R_BSP_ChangeClockSetting()
			Added a setting that can be changed with RL78/G16 in the
			parameter column.
		37	5.6 R_BSP_ChangeClockSetting()
			Added condition to return error in RL78/G16 in return values
			column.
		47	7.1 Confirmed Operating Environment
			Added Table 7.9 confirmed operating environment (Rev. 1.50)



		Descript	Description		
Rev.	Date	Page	Summary		
1.60 Jan	Jan.31.23		Added support for RL78/G24.		
		17-19	3.2.8 Clock Settings		
			Added the following macro definition.		
			- BSP_CFG_FIH_SEL		
			- BSP_CFG_PFB_ENABLE		
			- BSP_CFG_FLASH_MODE		
			- BSP_CFG_PLLCLK_OPERATION		
			- BSP_CFG_PLLCLK_SOURCE		
			- BSP_CFG_LOCKUP_WAITTIME		
		17-18	3.2.8 Clock Settings		
			Changed the value of following macro definition.		
			- BSP_CFG_HOCO_DIVIDE		
			- BSP_CFG_FMP_DIVIDE		
			- BSP_CFG_PLL_DIVIDE		
			- BSP_CFG_PLL_MULTI		
		19	3.2.8 Clock Settings		
			Removed the following macro definition.		
			- BSP_CFG_ADC_ENABLE		
			- BSP_CFG_ADCLK_DIVIDE		
		26	4.9.1 Clock Resource		
			Removed ADCLK from available resources.		
		31	5.2 R_BSP_StartClock()		
			Added condition to return error in RL78/G24 in return values		
			column.		
		36	5.6 R_BSP_ChangeClockSetting()		
			Removed the following condition RL78/F23 or RL78/F24 is		
			used from parameters column.		
			- When ADCLK is specified for mode		
		37	5.6 R_BSP_ChangeClockSetting()		
			Added a setting that can be changed with RL78/G24 in the		
			parameter column.		
		38	5.6 R_BSP_ChangeClockSetting()		
		Removed the following condition RL78/F23 or RL78/F24 is			
			used from return values column.		
			- When ADCLK is specified for mode		
		39	5.6 R_BSP_ChangeClockSetting()		
			Added condition to return error in RL78/G24 in return values		
			column.		
		49	7.1 Confirmed Operating Environment		
			Added Table 7.10 confirmed operating environment (Rev.		
			1.60).		



RL78 Family

Rev.	Date	Description		
		Page	Summary	
1.61 A	Aug.31.23		Updated iodefine to the latest version.	
			Adjusted the register setting order when HIOCLK was set as the argument of R_BSP_ChangeClockSetting.	
			Removed FLMODE and PFBE settings when PLLCLK to the argument of R_BSP_ChangeClockSetting.	
		37	5.6 R_BSP_ChangeClockSeting	
			Removed the following from the explanation of arguments when PLLCLK is set as argument in the RL78/G24 device environment.	
			- BSP_CFG_FLASH_MODE	
			- BSP_CFG_PFB_ENABLE	
		50	7.4 Notes on the R_BSP_ChangeClockSetting function when updating from Rev1.60 to Rev1.61.	
			Added chapter 7.4.	
1.62	Nov.30.23	—	Updated iodefine to the latest version.	
			Added processing to confirm that the change has been completed when changing the clock resource.	
		41	5.7 R_BSP_SoftwareDelay()	
			Changed the contents of Special Note.	
		49,50	7.1 Confirmed Operating Environment	
			Added Table 7.11 confirmed operating environment (Rev.	
			1.61).	
			Added Table 7.12 confirmed operating environment (Rev. 1.62).	



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.