

RH850/U2B

UVW phase PWM output using GTM

Introduction

This application note describes how to perform U / V / W phase PWM output using the RH850 / U2Bx series.

Target Device

RH850/U2Bx

When applying this application note to another microcomputer, change it according to the specifications of that microcomputer and evaluate it sufficiently.

Contents

1. Introduction.....	3
1.1 Functions	3
2. Operation example	4
2.1 Three-phase PWM output (method without using the dead time function of DTM)	4
2.1.1 Specification overview	4
2.1.2 Operating Conditions of Features Used	5
2.1.3 Operating.....	6
2.1.4 Description of Software	7
2.1.5 Operation Flow	9
2.2 Three-phase PWM output (method with using the dead time function of DTM)	10
2.2.1 Specification overview	10
2.2.2 Operating Conditions of Features Used	11
2.2.3 Operating.....	12
2.2.4 Description of Software	13
2.2.5 Operation Flow	15
Revision History	16

1. Introduction

This application note provides an implementation example of U / V / W phase PWM output using the RH850 / U2B Generic Timer Module (GTM).

1.1 Functions

The hardware functions of the RH850 / U2B used in this application note are shown below.

Generic Timer Module (GTM)

2. Operation example

2.1 Three-phase PWM output (method without using the dead time function of DTM)

2.1.1 Specification overview

This operation example uses ATOM of GTM to output complemented 3-phase PWM.

Set the carrier cycle to 125 μ s (8kHz) and dead time to 2.5 μ s, and update the duty with a valley interrupt.




Figure 2.1 Schematic

2.1.2 Operating Conditions of Features Used

Operating conditions of features used in this operation example are shown below.

Table 2.1 Port Settings

Item	Description
Ports to be used	P12_0 : ATOM0_CH0_OUT P12_1 : ATOM0_CH1_OUT P12_2 : ATOM0_CH2_OUT P12_3 : ATOM0_CH3_OUT P12_4 : ATOM0_CH0_OUT_N P12_5 : ATOM0_CH1_OUT_N P12_6 : ATOM0_CH2_OUT_N P12_7 : ATOM0_CH3_OUT_N

Table 2.2 Interrupt Feature Settings

Item	Description
Cycle interrupt	Table reference method, Priority 15

Table 2.3 GTM(common) setting

Item	Description
Main clock	160MHz
Use cluster	Cluster 0
Skipping rate	1/2
Interrupt	ATOM0_CH0 cycle interrupt

Table 2.4 GTM(CMU) setting

Item	Description
Skipping rate into the cluster	1/1

Table 2.5 GTM(ARU) setting

Item	Description
Reload control with cycle interrupts	Reload with cycle interrupts

Table 2.6 GTM(ATOM) setting

Item	Description
Carrier cycle	125 μ s
Use mode	SOCP mode
Up/down counter mode	Used (valley update)

Table 2.7 GTM(DTM) setting

Item	Description
Dead time	0 μ s
Input and output signal	Output DTM_IN to DTM_OUT Invert DTM_IN_T and output to DTM_OUT_N

2.1.3 Operating

In this operation example, INTGTM000 interrupt (valley interrupt) is enabled and reload operation at valley timing is enabled. The INTGTM000 interrupt updates the duty of the complementary three-phase PWM output. At the next reload timing, the update value is transferred to the compare register (CH0_CM1, CH1_SR1, CH2_SR1, CH3_SR1), and the duty of the complementary three-phase PWM output changes.




Figure 2.2 Operation explanation

2.1.4 Description of Software

Table 2.8 to Table 2.15 show setting examples of each register used in this operation example.

Table 2.8 Port setting

Register Name	Set Value	Description
PCR12_0	0x0000004D	ATOM0ch0 output
PCR12_1	0x0000004D	ATOM0ch1 output
PCR12_2	0x0000004D	ATOM0ch2 output
PCR12_3	0x0000004D	ATOM0ch3 output
PCR12_4	0x0000004D	ATOM0ch0_N output
PCR12_5	0x0000004D	ATOM0ch1_N output
PCR12_6	0x0000004D	ATOM0ch2_N output
PCR12_7	0x0000004D	ATOM0ch3_N output

Table 2.9 INTC2 setting

Register Name	Set Value	Description
EIC086	0x804F	Enable ch0 to ch2

Table 2.10 GTM common setting

Register Name	Set Value	Description
GTM_CLS_CLK_CFG	0x00000015	Select whether to supply the clock to each cluster
GTM_IRQ_SEL000	0x00080000	Enable to ATOM0 CH3 interrupt output

Table 2.11 CMU setting

Register Name	Set Value	Description
CMU_CLK_EN	0x0000002A	Enable ch0 to ch2
CMU_GCLK_NUM	0x00000001	Default value. Don't change the frequency division.
CMU_GCLK_DEN	0x00000001	Default value. Don't change the frequency division.
CMU_CLK_0_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_1_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_2_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_CTRL	0x00000000	Default value.

Table 2.12 ATOM unit setting

Register Name	Set Value	Description
ATOM0_AGC_GLB_CTRL	0x00550000	Enable reloading of CM0, CM1, SL, CLK_SRC from ch0 to ch3
ATOM0_AGC_ENDIS_CTRL	0x000000AA	Enable ch0 to ch3
ATOM0_AGC_OUTEN_CTRL	0x000000AA	Enable channel output ch0 to ch3
ATOM0_AGC_FUPD_CTRL	0x005500AA	Enable forced update of CN0 ch0 to ch3
ATOM0_AGC_INT_TRIG	0x000000AA	Enable interrupt trigger ch0 to ch3

Table 2.13 ATOM CH0 setting

Register Name	Set Value	Description
ATOM0_CH0_CTRL	0x01040802	Select SOMP mode Select High as the initial signal level Select CM0 compare match as reset trigger Select TRIG_CCU0 as trigger output
ATOM0_CH0_CN0	0x00000000	Counter starts at 0
ATOM0_CH0_CM0	0x00001388	Since CN0 goes up and down by 1, set a value that is half of the target cycle.
ATOM0_CH0_SR0	0x00001388	
ATOM0_CH0_CM1	0x000009A4	Set 1/4 of target period
ATOM0_CH0_SR1	0x000009A4	
ATOM0_CH0_IRQ_NOTIFY	0x00000003	Clear interrupt source
ATOM0_CH0_IRQ_EN	0x00000003	Enable interrupt

Table 2.14 ATOM CH1 to CH3 setting

Register Name	Set Value	Description
ATOM0_CHx_CTRL	0x00140002	Select SOMP mode Select High as the initial signal level Select up / down mode (valley update) Select TRIG_[x-1] for reset trigger Select TRIG_[x-1] for trigger output
ATOM0_CHx_CN0	0x00000000	Counter starts at 0
ATOM0_CHx_CM0	0x00001388	Compare value for positive phase output. Set the value to 0%.
ATOM0_CHx_SR0	0x00001388	
ATOM0_CHx_CM1	0x00000001	A compare value for the output. Set to a non-zero value for initial compare match
ATOM0_CHx_SR1	0x00000001	
ATOM0_CHx_IRQ_NOTIFY	0x00000003	Clear interrupt source
ATOM0_CHx_IRQ_EN	0x00000000	Disable interrupt

Table 2.15 DTM setting

Register Name	Set Value	Description
CDTM0_DTM4_CTRL	0x00000001	Do not update CTRL2 Clock selects CMU_CLK0
CDTM0_DTM4_CH_CTRL1	0x31313100	Route DTM_IN_T to DTM_OUT_N
CDTM0_DTM4_CH_CTRL2	0x98989800	Set DTM_IN to DTM_OUT Let DTM_IN_T be DTM_OUT_N DTM_IN_T is inverted
CDTM0_DTM4_CH_CTRL3	0x00000000	Default value
CDTM0_DTM4_CH0_DTV	0x00000000	Set 0 because the dead time function of DTM is not used.
CDTM0_DTM4_CH1_DTV	0x00000000	
CDTM0_DTM4_CH2_DTV	0x00000000	
CDTM0_DTM4_CH0_DTV_SR	0x00000000	
CDTM0_DTM4_CH1_DTV_SR	0x00000000	
CDTM0_DTM4_CH2_DTV_SR	0x00000000	

2.1.5 Operation Flow

The flowchart of this operation example is shown below.




Figure 2.3 Operation flow

2.2 Three-phase PWM output (method with using the dead time function of DTM)

2.2.1 Specification overview

This operation example uses ATOM of GTM to output complemented 3-phase PWM.

Set the carrier cycle to 125 μ s (8kHz) and dead time to 2.5 μ s, and update the duty with a valley interrupt.




Figure 2.4 Schematic

2.2.2 Operating Conditions of Features Used

Operating conditions of features used in this operation example are shown below.

Table 2.16 Port Settings

Item	Description
Ports to be used	P12_0 : ATOM0_CH0_OUT P12_1 : ATOM0_CH1_OUT P12_2 : ATOM0_CH2_OUT P12_4 : ATOM0_CH0_OUT_N P12_5 : ATOM0_CH1_OUT_N P12_6 : ATOM0_CH2_OUT_N

Table 2.17 Interrupt Feature Settings

Item	Description
Cycle interrupt	Table reference method, Priority 15

Table 2.18 GTM(common) setting

Item	Description
Main clock	160MHz
Use cluster	Cluster 0
Skipping rate	1/2
Interrupt	ATOM cycle interrupt

Table 2.19 GTM(CMU) setting

Item	Description
Skipping rate into the cluster	1/1

Table 2.20 GTM(ATOM) setting

Item	Description
Carrier cycle	125 μ s
Use mode	SOCP mode
Up/down counter mode	Used (valley update)

Table 2.21 GTM(DTM) setting

Item	Description
Dead time	2.5 μ s
Input and output signal	Dead time function for DTM_IN

2.2.3 Operating

In this operation example, INTGTM000 interrupt (valley interrupt) is enabled and reload operation at valley timing is enabled. The INTGTM000 interrupt updates the duty of the complementary three-phase PWM output. At the next reload timing, the update value is transferred to the compare register (CH0_CM1, CH1_CM1, CH2_CM1), and the duty of the complementary three-phase PWM output changes.




Figure 2.5 Operation explanation

2.2.4 Description of Software

Table 2.22 to Table 2.28 show setting examples of each register used in this operation example.

Table 2.22 Port setting

Register Name	Set Value	Description
PCR12_0	0x0000004D	ATOM0ch0 output
PCR12_1	0x0000004D	ATOM0ch1 output
PCR12_2	0x0000004D	ATOM0ch2 output
PCR12_4	0x0000004D	ATOM0ch0_N output
PCR12_5	0x0000004D	ATOM0ch1_N output
PCR12_6	0x0000004D	ATOM0ch2_N output

Table 2.23 INTC2 setting

Register Name	Set Value	Description
EIC086	0x804F	Enable ch0 to ch2

Table 2.24 GTM common setting

Register Name	Set Value	Description
GTM_CLS_CLK_CFG	0x00000015	Select whether to supply the clock to each cluster
GTM_IRQ_SEL000	0x00010000	Enable to ATOM0 CH0 interrupt output

Table 2.25 CMU setting

Register Name	Set Value	Description
CMU_CLK_EN	0x0000002A	Enable ch0 to ch2
CMU_GCLK_NUM	0x00000001	Default value. Don't change the frequency division.
CMU_GCLK_DEN	0x00000001	Default value. Don't change the frequency division.
CMU_CLK_0_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_1_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_2_CTRL	0x00000000	Default value. Don't change the frequency division.
CMU_CLK_CTRL	0x00000000	Default value.

Table 2.26 ATOM unit setting

Register Name	Set Value	Description
ATOM0_AGC_GLB_CTRL	0x00150000	Enable reloading of CM0, CM1, SL, CLK_SRC from ch0 to ch2
ATOM0_AGC_ENDIS_CTRL	0x0000002A	Enable ch0 to ch2
ATOM0_AGC_OUTEN_CTRL	0x0000002A	Enable channel output ch0 to ch2
ATOM0_AGC_FUPD_CTRL	0x0015002A	Enable forced update of CN0 ch0 to ch2
ATOM0_AGC_INT_TRIG	0x0000002A	Enable interrupt trigger ch0 to ch2

Table 2.27 ATOM CH0 to CH2 setting

Register Name	Set Value	Description
ATOM0_CHx_CTRL	0x01040002	Select SOMP mode Select High as the initial signal level Select CM0 compare match as reset trigger Select TRIG_CCU0 as trigger output
ATOM0_CHx_CN0	0x00000000	Counter starts at 0
ATOM0_CHx_CM0	0x00001388	Since CN0 goes up and down by 1, set a value that is half of the target cycle.
ATOM0_CHx_SR0	0x00001388	
ATOM0_CHx_CM1	0x00000001	A compare value for the output. Set to a non-zero value for initial compare match
ATOM0_CHx_SR1	0x00000001	
ATOM0_CHx_IRQ_NOTIFY	0x00000003	Clear interrupt source
ATOM0_CHx_IRQ_EN	0x00000003	Enable interrupt

Table 2.28 DTM setting

Register Name	Set Value	Description
CDTM0_DTM4_CTRL	0x00000001	Do not update CTRL2 Clock selects CMU_CLK0
CDTM0_DTM4_CH_CTRL1	0x00000000	Do not route DTM_IN_T to DTM_OUT_N
CDTM0_DTM4_CH_CTRL2	0x00888888	Use dead time function from ch0-ch2
CDTM0_DTM4_CH_CTRL3	0x00000000	Default value
CDTM0_DTM4_CH0_DTV	0x00CB00CB	Set 2.5us dead time on both edges
CDTM0_DTM4_CH1_DTV	0x00CB00CB	
CDTM0_DTM4_CH2_DTV	0x00CB00CB	
CDTM0_DTM4_CH0_DTV_SR	0xC0CBC0CB	Set 2.5us reload value on both edges
CDTM0_DTM4_CH1_DTV_SR	0xC0CBC0CB	
CDTM0_DTM4_CH2_DTV_SR	0xC0CBC0CB	

2.2.5 Operation Flow

The flowchart of this operation example is shown below.




Figure 2.6 Operation flow

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	2022.10.05	-	First edition

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.