Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/300H Tiny Series

Reprogramming the On-Chip Flash Memory Using the I²C Bus

Introduction

You can use the I²C bus interface of the H8/3664 to reprogram the contents of the on-chip flash memory.

Target Device

H8/300H Tiny Series H8/3664 CPU

Contents

1.	Specifications	2
2.	Detailed Specifications	3
3.	Description of Software	. 11
4.	Hierarchy of Modules	. 18
5.	Flowcharts	. 19
6.	Description of Software	. 38
7.	Hierarchy of Modules	. 44
8.	Flowcharts	. 45
9.	Header File List	. 64
10.	Program Listing	. 66

RENESAS

1. Specifications

- The I²C bus of the H8/3664 is used to reprogram the contents of the on-chip flash memory. The transfer source (H8/3664) sends the contents of a user program in its on-chip flash memory (addresses H'1000 to H'7FFF) in blocks of 128 + 2 (CRC) bytes over the I²C bus when the transmission switch ^① is turned on. The transfer destination (H8/3664) erases the data from addresses H'1000 to H'7FFF in its on-chip flash memory when the reception switch is turned on ^②. The destination sequentially programs the data sent from the source over the I²C bus from address H'1000 in its on-chip flash memory.
- If the transmission switch and the reception switch are not turned on within the specified length of time (about five seconds), the user program is executed. The sample user program in this task lights an LED.
- In this task, one master device (H8/3664) and one slave device (H8/3664) are connected to the I²C bus. Figure 1 shows an example of connecting two H8/3664 microcomputers.
- The address of the slave H8/3664 is H'1000000 and the clock frequency for transfer is 400 kHz.
- The source H8/3664 sends CRC values with the data and the destination H8/3664 performs the same CRC error checking procedure to check for an error.



Figure 1 Reprogramming the On-Chip Flash Memory Using the I²C Bus



2. Detailed Specifications

The basic formats for transmission requests and data when using the I^2C bus are shown in Figure 2.



Figure 2 I²C Bus Interface Format

2.1 Description of the Registers

The following registers are specifically for the on-chip flash memory:

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Block specification register (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)
- Flash memory control register 1 (FLMCR1)
 FLMCR1 sets flash memory to the program mode, program verification mode, erase mode, or erase verification mode.

Bit	Bit name	Initial value	R/W	Description	
7	—	0	_	Reserved. 0 is already read.	
6	SWE	0	R/W	Sets the software programming enable mode. When you set this bit to 1, you can program or erase the flash memory. When this bit is 0, you cannot set the other bits of this register and the bits of EBR1.	
5	ESU	0	R/W	Sets the erase preparation mode. When you set this bit to 1, the flash memory enters the erase preparation mode. When you clear this bit, the preparation mode is cancelled. Set this bit to 1 before you set the E bit of FLMCR1 to 1.	



Bit	Bit name	Initial value	R/W	Description
4	PSU	0	R/W	Sets the program preparation mode. When you set this bit to 1, the flash memory enters the programming preparation mode. When you clear this bit, the preparation state is cancelled. Set this bit before you set the P bit of FLMCR1.
3	EV	0	R/W	Sets the erase verification mode. When you set this bit to 1, the flash memory enters the erase verification mode. When you clear this bit, the erase verification mode is cancelled.
2	PV	0	R/W	Sets the programming verification mode. When you set this bit to 1, the flash memory enters the programming verification mode. When you clear this bit, the programming verification mode is cancelled.
1	E	0	R/W	Sets the erase mode. When you set this bit to 1 when SWE is 1 and ESU is 1, the flash memory enters the erase mode. When you clear this bit, the erase mode is cancelled.
0	Ρ	0	R/W	Sets the programming mode. When you set this bit to 1, when SWE is 1 and PSU is 1, the flash memory enters the programming mode. When you clear this bit, the write mode is cancelled.

• Flash memory control register 2 (FLMCR2) FLMCR2 indicates the status of flash memory during programming or erasure. FLMCR2 is a read-only register. Do not write anything in this register.

Bit	Bit name	Initial value	R/W	Description	
7	FLER	0	R	This bit is set when an error is detected while programming or erasing the flash memory.	
6 to 0	—	0	_	Reserved. 0 is always read.	

• Block specification register 1 (EBR1)

This register specifies the blocks to be erased in the flash memory. When the SWE bit of FLMCR1 is cleared to 0, EBR1 is initialized to H'00. Do not set two or more bits of this register to 1 simultaneously. If you do, EBR1 is automatically cleared to 0.

Bit	Bit name	Initial value	R/W	Description
7 to 5	_	0	_	Reserved. 0 is always read.
4	EB4	0	R/W	28 kbytes of area between H'1000 and H'7FFF are erased when this bit is set to 1.
3	EB3	0	R/W	One kbyte of area between H'0C00 and H'0FFF is erased when this bit is set to 1.
2	EB2	0	R/W	One kbyte of area between H'0800 and H'0BFF is erased when this bit is set to 1.
1	EB1	0	R/W	One kbyte of area between H'0400 and H'07FF is erased when this bit is set to 1.
0	EB0	0	R/W	One kbyte of area between H'0000 and H'03FF is erased when this bit is set to 1.



- Flash memory power control register (FLPWCR)
- Use this register to determine whether to set the flash memory to the low power consumption mode when the microcomputer enters the sub-active mode. Although some power circuits stop in the low power consumption mode, data can be read in the sub-active mode.

Bit	Bit name	Initial value	R/W	Description
7	PDWND	0	R/W	Disables or enables power down mode When the microcomputer enters the sub-active mode when this bit is cleared to 0, the flash memory enters the low power consumption mode. When the microcomputer enters the sub- active mode when this bit is set to 1, the flash memory operates in the normal mode.
6 to 0	_	0	_	Reserved. 0 is always read.

• Flash memory enable register (FENR) FENR controls the CPU's access to the control registers of flash memory including FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit name	Initial value	R/W	Description
7	FLSHE	0	R/W	Enables or disables access to flash memory control registers. When you set this bit to 1, the CPU can access the flash memory control registers. When you clear this bit to 0, the CPU cannot access the control registers.
6 to 0	_	0	_	Reserved. 0 is always read.

2.2 **Programming and Erasing the Flash Memory in the User Mode**

In the user mode, you can erase and reprogram the desired blocks in the on-chip flash memory on-board by branching to the user-prepared erase/programming program. To do so, you need to set the conditions for branching to the user-prepared program and prepare the methods for sending new data to the flash memory. In some cases, you need to externally load an erase/programming program or a program for calling the erase/programming program in the flash memory beforehand. Since the flash memory cannot be read while programming or erase operation is underway, you need to transfer the erase/programming program to the on-chip RAM and execute it from there like in the boot mode. When you create an erase/programming program, you need to follow the instructions in section 2.3, Erase/Programming Program.

2.3 Erase/Programming Program

The CPU programs or erases the flash memory using software. Flash memory enters the programming mode, program verification mode, erase mode, or erase verification mode as specified in FLMCR1. The write control program in the boot mode or the erase/programming program in the user mode uses these modes to perform programming or erasing. To program the flash memory, see section 2.4, Procedure for Programming and Program Verification. For erasing the flash memory, see section 2.5, Procedure for Erase and Erase Verification.

2.4 **Procedure for Programming and Program Verification**

- 1. You can program new data in the blocks in which the data are already erased. Do not overwrite new data in the areas that contain data.
- 2. You can program in 128-byte blocks at a time. Even if you want to program data of less than 128 bytes, you need to transfer 128 bytes of data to flash memory. Set the data to H'FF for unnecessary addresses.
- 3. Secure 128 bytes of programming data area, 128 bytes of reprogramming data area, and 128 bytes of additional programming data area in RAM. Refer to Table 1 for data programming operation and Table 2 for the operation of reprogramming additional data.
- 4. You need to consecutively transfer blocks of data in units of 128 bytes from the reprogramming data area or the additional programming data area in the RAM to flash memory. The program address and the 128-byte data are latched in the flash memory. Set the lower eight bits of the start address of the destination flash memory to H'00 or H'80.
- 5. The programming operation takes place during the length of time indicated by the P bit. For programming time, see Table 3.
- 6. The watchdog timer must be set to prevent excessive programming caused by a program runaway. etc. Set the overflow cycle to about 6.6 ms.
- As dummy write to the verification address, write one byte of H'FF in the address with lower two bits set to b'00. You can read the verification data as a longword from the address of dummy write. The number of repeating the programming and program verification in sequence for the same bit must be less than 1000.

Program data	Verification data	Reprogram- ming data	Remarks
0	0	1	Programming completion bit
0	1	0	Reprogramming bit
1	0	1	_
1	1	1	The applicable flash memory area remains erased.

Table 1 Operation for Reprogramming Data

(ENESAS

Table 2 Operation for Additional Programming Data

Reprogram- ming data	Verification data	Additional programming data	Remarks
0	0	1	Additional programming bit.
0	1	0	Additional programming is not performed.
1	0	1	Additional programming is not performed.
1	1	1	Additional programming is not performed.

Table 3 Programming Time

Number of Programs (n)	Programming time	Additional programming time	Remarks
1 to 6	30	10	
7 to 1,000	200	—	



2.5 **Procedure for Erase and Erase Verification**

- 1. You do not need to perform preprogram (clear all the data to 0 to be erased) before you erase the flash memory.
- 2. You can erase data in blocks. Use block specification register 1 (EBR1) to select one block to be erased. You can only erase one block at a time even if you want to erase multiple blocks.
- 3. The length of erase time is set in the E bit.
- 4. The watchdog timer is set to prevent excessive programming caused by a program runaway, etc. Set the overflow cycle to about 19.8 ms.
- 5. As a dummy write to the verification address, write one byte of H'FF in the address with lower two bits set to b'00. You can read the verification data as a longword from the address of dummy write.

If the read data is not erased, set the erase mode again and repeat the erase and erase verification sequence. The number of repeating sequence must be less than 1000 times.

2.6 Interrupts during Programming or Erasing Flash Memory

Disable all interrupts including NMIs while writing or erasing flash memory or executing the boot program for the following reasons:

- 1. If an interrupt occurs during a programming or erase operation, the operation is not guaranteed to follow the normal programming/erase algorithm.
- 2. If an interrupt exception is started before vector addresses are written or during a programming or erase operation, the CPU operates abnormally since it cannot fetch interrupt vectors correctly.
- 3. If an interrupt occurs during the execution of the boot program, the boot mode sequence cannot be executed normally.

2.7 Communications Protocol

This section describes the communications protocol for reprogramming the contents of the on-chip flash memory. Figure 3 shows the communications protocol. The master (destination) sends a data transmission request. The slave (source) receives the data transmission request and sends 128-byte data. This sequence is repeated for H'1000 to H'107F (first transmission), for H'1080 to H'10FF (second transmission), and for up to H'7F80 to H'7FFF (224th transmission). If a communication error (such as CRC mismatch) occurs, the communication and programming processing is terminated. You can return the master and the slave to the initial state by using RESET when the procedure ends normally or if a communication error occurs.





Figure 3 Communications Protocol (Procedure)



2.8 Programs to be used and memory map

This section describes the programs that are used to program the contents of the flash memory. Addresses H'0400 to H'0BFF in the flash memory contain the I²C communications program and the flash memory erase/programming program. In the source microcomputer, the programs are executed at these locations. In the destination microcomputer, the I²C communications program and the flash memory erase/programming program are copied to RAM (H'F780 to H'FC7F) and executed in RAM.

User interrupt vectors: The vector table is stored between H'1000 and H'10FF to correspond to the changes of user interrupt processing.

- Exclusive use of RAM: Most of the RAM areas are locked when you start programming the contents of the flash memory. When the contents of the flash memory are not being programmed, the user programs can freely use the RAM areas.
- Use of the E10T: When you use the E10T emulator to operate a non-H8/3664F devices as an H8/3664F emulator and program the I²C communications program and the flash memory erase/programming program in its flash memory, Addresses from H'7000 to H'7FFF are used as the emulator work area as shown in the figure below. In this task, this work area used by the emulator is also programmed.





Figure 4 Programs Used (Memory Map)



3. Description of Software

3.1 Modules

• Table 4 is a list of modules used (parameters and return values).

Table 4 Modules

Module (function) name	Parameter	Return value	Description
INIT (assembly language)	None	None	Sets the stack pointer (sets R7 to H'FF80), sets CCR (disables interrupts), and jumps to the main module.
main	None	None	Main module
flprg_cpy	None	None	Copies the data between 0x0400 and 0x08FF to the area between 0xF780 and 0xFC7F.
jump_prog (assembly language)	R0 (address of the jump destination)	None	Jumps to R0.
wait	limit (wait length)	None	Executes a wait statement.
_SL_TRANS (assembly language)	None	None	Enables transmission and reception of data in the slave mode.
SL_RECV_DATA (assembly language)	R4 (address for storing the received data) R5 (number of received bytes)	R0L (result of reception)	Receives data in the slave mode.
SL_SEND_DATA (assembly language)	R4 (address for storing the data to be sent) R5 (number of sent bytes)	R0L (result of transmission)	Sends data in the slave mode.
CAL_CRC16 (assembly language)	R4 (address for storing the received data)	R0 (result of CRC)	Performs CRC.
_IIC_TEST (assembly language)	None	None	Erases or writes flash memory.
FL_ER_BLK (assembly language)	R0H (specifies the block to be erased)	R0L (result of erase)	Erases data from flash memory.
BLK1_ERASE (assembly language)	ER6 (address of the FLMCR register) ER5 (address of the EBR register)	R0L (result of erase)	Erases the target block in flash memory.
FERASEVF (assembly language)	ER6 (address of the FLMCR register)	R0L (result of verification)	Verifies the erase in flash memory.
FERASE (assembly language)	ER6 (address of the FLMCR register) ER5 (address of the EBR register)	None	Erases the target block in flash memory.
FL_WAIT (assembly language)	R0 (wait length)	None	Executes a wait statement.
MA_SEND_DATA (assembly language)	R4 (address for storing the data to be sent) R5 (number of sent bytes)	R0L (result of transmission)	Sends data in the master mode.



Module (function) name	Parameter	Return value	Description
MA_RECV_DATA (assembly language)	R4 (address for storing the received data)	R0L (result of reception)	Receives data in the master mode.
	R5 (number of received		
	bytes)		
FWRITE128 (assembly	None	R0L (result of	Writes desired 128 bytes in
language)		write)	flash memory.
FWRITEVF (assembly	ER6 (address of the	R0L (result of	Verifies the write in flash
language)	FLMCR register)	verification)	memory.
FWRITE (assembly	ER6 (address of the	None	Writes flash memory.
language)	FLMCR register)		
	ER2 (write start address)		
	ER3 (time set by the P bit)		

Note: To reference the modules written in assembly language in a C program, delete the beginning underscore (_). For example, if you want to reference the _SL_TRNS module written in assembly language in a C program, specify "SL_TRNS".

3.2 Files

• Table 5 is a list of files used and the function of each file.

Table 5 Files

File name	Description		
dbdct.c	Initializes the uninitialized areas.		
u_vect.src	Defines the register for interrupts.		
fl_equ.h	Defines registers and bits, and sets constants.		
iic_ram.h	Sets the RAM areas for erase and write processing.		
init.src	Performs the startup processing and jumps to the main module.		
FLWR.c	Starts the main module, copies data, jumps to the specified addresses, and executes wait statements.		
IIC SL.src	Sends and receives data in the slave mode.		
IIC_MA.src	Sends and receives data in the master mode and performs CRC.		
fl_erwr.src	Erases and programs flash memory.		
u_vect.src	Generates interrupts.		
LED.c	User program		



• Table 6 is a list of constants used.

Table 6 Constants

Defined name	Value	Description
WLOOP1	1*MHZ/400	Number of times a wait statement is executed (wait time: 1 $\mu s)$
	(= 2)	
WLOOP2	2*MHZ/400	Number of times a wait statement is executed (wait time: $2 \mu s$)
	(= 5)	
WLOOP4	4*MHZ/400	Number of times a wait statement is executed (wait time: 4 µs)
	(= 11)	
WLOOP5	5*MHZ/400	Number of times a wait statement is executed (wait time: 5 µs)
	(= 13)	
WLOOP10	10*MHZ/400	Number of times a wait statement is executed(wait time: 10 µs)
	(= 27)	
WLOOP20	20*MHZ/400	Number of times a wait statement is executed (wait time: 20 µs)
	(= 55)	
WLOOP50	50*MHZ/400	Number of times a wait statement is executed (wait time: 50 µs)
	(= 137)	
WLOOP100	100*MHZ/400	Number of times a wait statement is executed (wait time: 100 µs)
	(= 275)	
TIME10	10*MHZ/400	Number of times a wait statement is executed (wait time: 10 µs)
	(= 27)	
TIME30	30*MHZ/400	Number of times a wait statement is executed (wait time: 20 µs)
	(= 82)	
TIME200	200*MHZ/400	Number of times a wait statement is executed (wait time: 200 µs)
	(= 550)	
TIME10000	10000*MHZ/400	Number of times a wait statement is executed (wait time: 10 ms)
	(= 27500)	
MAXWT	1000	Maximum number of flash memory writes
MAXET	100	Maximum number of flash memory erases
OW_COUNT	6	Number of rewrites



• Table 7 shows how RAM is used in this task.

Table 7 RAM

Label	Description	Address	Used by:
W_BUF	Write data buffer (128 bytes)	H'FC80	_IIC_TEST,_SL_TRNS, FWRITE128,FWRITEVF
BUFF	Rewrite data buffer (128 bytes)	H'FD00	FWRITE128,FWRITEVF
OWBUFF	Additional write data buffer (128 bytes)	H'FD80	_SL_TRNS,FWRITE128, FWRITEVF
COUNT	Number of writes/erases	H'FE00	FWRITE128,BLK_ERASE
W_ADR	Write start address	H'FE02	_IIC_TEST,FWRITEVF, FWRITE
W_ADR_ED	Write end address	H'FE04	_IIC_TEST
ET_COUNT	Maximum number of flash memory erases	H'FE08	FL_ER_BLK,BLK1_ERASE
WT_COUNT	Maximum number of flash memory writes	H'FE0A	FWRITE128,_IIC_TEST
EVF_ST	Erase start address	H'FE0C	FL_ER_BLK,FERASEVF
EVF_ED	Erase end address	H'FE0E	FL_ER_BLK,FERASEVF
BLK_NO	Block to be erased	H'FE10	FL_ER_BLK,FERASE
VF_RET	Result of write verification	H'FE11	FWRITE128
IIC_SBUF	Address for storing the data to be sent	H'FE14	_IIC_TEST

• Table 8 shows the registers in RAM used.

Table 8 Registers in RAM

Register		Description	Available action	Set value
ICDR		Stores the data to be sent or received data.	Store and reference	_
ICMR	MLS	Sets data transmission beginning with the MSB.	Set	0
	WAIT	Sets continuous transmission of data and acknowledge bits.	Set	0
	CKS2	Sets the transmission clock frequency to 400 kHz	Set	CKS2 = 0
	to	when these bits are set together with the IICX bit of		CSK1 = 0
	CKS0	STCR.		CSK0 = 1
	BC2	Sets the number of bits in the data to be transferred	Set	BC2 = 0
	to	next in the I ² C bus format to 9 bits per frame.		BC1 = 0
	BC0			BC0 = 0
ICCR	ICE	Controls the access to ICMR, ICDR, SAR and SARX registers, and selects whether to activate the I^2C bus (SCL/SDA pins are used as ports) or deactivate the I^2C bus (SCL/SDA pins are driven by the bus).	Set	0/1
	IEIC	Disables interrupt requests over the I ² C bus.	Set	0/1
	MST	Uses the I ² C bus in the master mode.	Set	0/1
	TRS	Uses the I ² C bus in the transmission mode.	Set	0/1
	ACKE	Cancels consecutive transmission when the acknowledge bit is set to 1.	Set	0/1
	BBSY	Checks whether the I ² C bus is occupied or released and issues the start or stop condition when this bit is set together with the SCP bit.	Set and reference	0/1
	IRIC	Detects the start condition, determines the end of data transmission, and detects that the acknowledge bit is set to 1.	Set	0/1
	SCP	Issues the start or stop condition when this bit is set together with the BBSY bit.	Set	0/1
ICSR	ESTP	Flag for detecting the abnormal stop condition (enabled in the slave mode)	None	_
	STOP	Flag for detecting the normal stop condition (enabled in the slave mode)	None	_
	IRTR	Flag for consecutive transmission or reception interrupt requests	None	_
	AASX	Flag for acknowledging the second slave address	None	_
	AL	Flag for the lost arbitration	None	_
	AAS	Flag for acknowledging the slave address	None	_
	ADZ	Flag for acknowledging the general call address	None	_
	ACKB	Stores the acknowledge data sent from EEPROM.	Reference	_
TSCR	IICRST	Resets the IIC control module.	Set	0
	IICX	Selects the transmission rate.	Set	0
FLMCR1	SWE	Enables writing or erasing flash memory when SWE is set to 1.	Set	0/1
	ESU	Sets the erase preparation mode when ESU is set to 1 and cancels the mode when ESU is cleared to 0.	Set	0/1



H8/300H Tiny Series Reprogramming the On-Chip Flash Memory Using the I²C Bus

Register		Description	Available action	Set value
	PSU	Sets the write preparation mode when PSU is set to 1 and cancels the mode when PSU is cleared to 0.	Set	0/1
	EV	Sets the erase verification mode when EV is set to 1 and cancels the mode when EV is cleared to 0.	Set	0/1
	PV	Sets the write verification mode when PV is set to 1 and cancels the mode when PV is cleared to 0.	Set	0/1
	E	Sets the erase mode when SWE, ESU, and E are set to 1 and cancels the mode when E is cleared to 0.	Set	0/1
	Р	Sets the write mode when SWE, PSU, and P are set to 1 and cancels the mode when P is cleared to 0.	Set	0/1
EBR1	EB4 to EB0	Sets 28 kbytes between H'1000 and H'7FFF as the blocks to be erased in flash memory.	Set	EB4 to EB0 = H'10
FENR	FLSHE	Enables the FLMCR1 and EBR1 registers.	Set	0/1
TCSRWD	B6WI	Validates the value of TCWE only when the value is written when B6WI is cleared to 0. When the value of TCWE is read, B6WI is fixed to 1.	Set	0/1
	TCWE	Validates the value written in the TCWD register when TCWE is set to 1.	Set	1
	B4WI	Validates the value of TCSRWE only when the value is written when B4WI is cleared to 0. When the value of TCSRWE is read, B4WI is fixed to 1.	Set	0/1
	TCSRWE	Validates the values of the WDON and WRST bits when TCSRWE is set to 1.	Set	1
	B2WI	Validates the value of WDON only when the value is written when B2WI is cleared to 0. When the value of WDON is read, B2WI is fixed to 1.	Set	0/1
	TCWE	Counts up TCWD when WDON is set to 1. Stops TCWD when WDON is cleared to 0.	Set	0/1
	B0WI	Validates the value of WRST only when the value is written when B0WI is cleared to 0. When the value of WRST is read, B0WI is fixed to 1.	Set	0/1
	TCSRWE	Resets the watchdog timer.	Set	1
TMWD	CKS3 to	Selects the clock signal to be input to TCWD. CKS 3 to CKS $0 = H'8$: Internal clock signal (ϕ)/64	Set	CKS3 to CKS0 =
	CKS0	CKS 3 to CKS 0 = H'D: Internal clock signal (ϕ)/2048		H'8 or H'D
TCWD		8-bit count register that can be read and written	Set	166 or 100



3.3 Defining sections

• Table 9 shows the sections defined in this task.

Table 9 Defined Sections

Address	Section	Description		
H'0000	V0	Vector address for such as RESET		
H'0010	V1	Vector address for such as TRAP		
H'002E	V2	Vector address for such as SCI		
H'0040	PM	Program area		
H'0400	PF_1	Program area		
H'0900	PF_2	Program area		
H'1000	UV	User vector table area		
H'1100	Р	User program area		
	C\$DSEC	Initialized data area (defined in DBSCT.C)		
	C\$BSEC	Uninitiaized data area (defined in DBSCT.C)		
	D	Initialized data area		
H'FE80	В	Uninitiaized data area		
	R	Initialized data area		



4. Hierarchy of Modules

The hierarchy of modules are shown in Figure 5.



Figure 5 Hierarchy of Modules



5. Flowcharts












































































6. Description of Software

6.1 Modules

• Table 10 explains the modules used (parameters and return values).

Table 10 Modules

Module (function) name	Parameter	Return value	Description
INIT (assembly language)	None	None	Sets the stack pointer (sets R7 to H'FF80), sets CCR (disables interrupts), and jumps to the main module.
main	None	None	Main module
flprg_cpy	None	None	Copies the data between 0x0400 and 0x08FF to the area between 0xF780 and 0xFC7F.
jump_prog (assembly language)	R0	None	The program jumps to R0.
wait	limit (wait length)	None	Executes a wait statement.
_SL_TRANS (assembly language)	None	None	Enables transmission and reception of data in the slave mode.
SL_RECV_DATA (assembly language)	R4 (address for storing the received data) R5 (number of received bytes)	R0L (result of reception)	Receives data in the slave mode.
SL_SEND_DATA (assembly language)	R4 (address for storing the data to be sent) R5 (number of sent bytes)	ROL (result of transmission)	Sends data in the slave mode.
CAL_CRC16 (assembly language)	R4 (address for storing the received data)	R0 (result of CRC)	Performs CRC.
_IIC_TEST (assembly language)	None	None	Erases or writes flash memory.
FL_ER_BLK (assembly language)	R0H (specifies the block to be erased)	R0L (result of erasing)	Erases data from flash memory.
BLK1_ERASE (assembly language)	ER6 (address of the FLMCR register) ER5 (address of the EBR register)	R0L (result of erasing)	Erases the target block in flash memory.
FERASEVF (assembly language)	ER6 (address of the FLMCR register)	R0L (result of verification)	Verifies the erase in flash memory.
FERASE (assembly language)	ER6 (address of the FLMCR register) ER5 (address of the EBR register)	R0L (result of erasing)	Erases the target block in flash memory.
FL_WAIT (assembly language)	R0 (wait length)	None	Executes a wait statement.
MA_SEND_DATA (assembly language)	R4 (address for storing the data to be sent) R5 (number of sent bytes)	R0L (result of transmission)	Sends data in the master mode.



Module (function) name	Parameter	Return value	Description
MA_RECV_DATA (assembly language)	R4 (address for storing the received data) R5 (number of received bytes)	R0L (result of reception)	Receives data in the master mode.
FWRITE128	None	R0L (result of	Writes desired 128 bytes in flash
(assembly language)		writing)	memory.
FWRITEVF	ER6 (address of the	R0L (result of	Verifies the write in flash memory.
(assembly language)	FLMCR register)	verification)	
FWRITE (assembly	ER6 (address of the	None	Writes flash memory.
language)	FLMCR register)		
	ER2 (write start address)		
	ER3 (time set by the P bit)		

Note: To reference the modules written in assembly language in a C program, delete the beginning underscore (_). For example, if you want to reference the _SL_TRNS module written in assembly language in a C program, specify "SL_TRNS".



• Table 11 is a list of constants used.

Table 11 Constants

Defined name	Value	Description
WLOOP1	1*MHZ/400	Number of times a wait statement is executed (wait time: 1 $\mu s)$
	(=2)	
WLOOP2	2*MHZ/400	Number of times a wait statement is executed (wait time: $2 \ \mu s$)
	(= 5)	
WLOOP4	4*MHZ/400	Number of times a wait statement is executed (wait time: 4 µs)
	(= 11)	
WLOOP5	5*MHZ/400	Number of times a wait statement is executed (wait time: 5 µs)
	(= 13)	
WLOOP10	10*MHZ/400	Number of times a wait statement is executed (wait time: 10 µs)
	(= 27)	
WLOOP20	20*MHZ/400	Number of times a wait statement is executed (wait time: 20 µs)
	(= 55)	
WLOOP50	50*MHZ/400	Number of times a wait statement is executed (wait time: 4 µs)
	(= 137)	
WLOOP100	100*MHZ/400	Number of times a wait statement is executed (wait time: 5 µs)
	(= 275)	
TIME10	10*MHZ/400	Number of times a wait statement is executed (wait time: 10 µs)
	(= 27)	
TIME30	30*MHZ/400	Number of times a wait statement is executed (wait time: 20 µs)
	(= 82)	
TIME200	200*MHZ/400	Number of times a wait statement is executed (wait time: 200
	(= 550)	μs)
TIME10000	10000*MHZ/400	Number of times a wait statement is executed (wait time: 10 ms)
	(= 27500)	
MAXWT	1000	Maximum number of flash memory writes
MAXET	100	Maximum number of flash memory erases
OW_COUNT	6	Number of rewrites



• Table 12 shows how RAM is used.

Table 12 RAM

Label	Description	Address	Used by:
W_BUF	Write data buffer (128 bytes)	H'FC80	_IIC_TEST,_SL_TRNS,
			FWRITE128,FWRITEVF
BUFF	Rewrite data buffer (128 bytes)	H'FD00	FWRITE128,FWRITEVF
OWBUFF	Additional write data buffer (128 bytes)	H'FD80	_SL_TRNS,FWRITE128,
			FWRITEVF
COUNT	Number of writes/erases	H'FE00	FWRITE128,BLK_ERASE
W_ADR	Write start address	H'FE02	_IIC_TEST,FWRITEVF,
			FWRITE
W_ADR_ED	Write end address	H'FE04	_IIC_TEST
ET_COUNT	Maximum number of flash memory erases	H'FE08	FL_ER_BLK,BLK1_ERASE
WT_COUNT	Maximum number of flash memory writes	H'FE0A	FWRITE128,_IIC_TEST
EVF_ST	Erase start address	H'FE0C	FL_ER_BLK,FERASEVF
EVF_ED	Erase end address	H'FE0E	FL_ER_BLK,FERASEVF
BLK_NO	Block to be erased	H'FE10	FL_ER_BLK,FERASE
VF_RET	Result of write verification	H'FE11	FWRITE128
IIC_SBUF	Address for storing the data to be sent	H'FE14	_IIC_TEST

• Table 13 shows the registers in RAM.

Table 13 Registers in RAM

Register		Description	Available action	Set value
ICDR		Stores the data to be sent or received.	Store and reference	_
ICMR	MLS	Sets data transmission beginning with the MSB.	Set	0
	WAIT	Sets continuous transmission of data and acknowledge bits.	Set	0
	CKS2	Sets the transmission clock frequency to 400 kHz	Set	CKS2 = 0
	to	when these bits are set together with the IICX bit of		CSK1 = 0
	CKS0	STCR.		CSK0 = 1
	BC2	Sets the number of bits in the data to be transferred	Set	BC2 = 0
	to	next in the I ² C bus format to 9 bits per frame.		BC1 = 0
	BC0			BC0 = 0
ICCR	ICE	Controls the access to ICMR, ICDR, SAR and SARX registers, and selects whether to activate the I ² C bus (SCL/SDA pins are used as ports) or deactivate the I ² C bus (SCL/SDA pins are driven by the bus).	Set	0/1
	IEIC	Disables interrupt requests over the I ² C bus.	Set	0/1
	MST	Uses the I ² C bus in the master mode.	Set	0/1
	TRS	Uses the I ² C bus in the transmission mode.	Set	0/1
	ACKE	Cancels consecutive transmission when the acknowledge bit is set to 1.	Set	0/1
	BBSY	Checks whether the I ² C bus is occupied or released and issues the start or stop condition when this bit is set together with the SCP bit.	Set and reference	0/1
	IRIC	Detects the start condition, determines the end of data transmission, and detects that the acknowledge bit is set to 1.	Set	0/1
	SCP	Issues the start or stop condition when this bit is set together with the BBSY bit.	Set	0/1
ICSR	ESTP	Flag for detecting the abnormal stop condition (enabled in the slave mode)	None	_
	STOP	Flag for detecting the normal stop condition (enabled in the slave mode)	None	_
	IRTR	Flag for continuous transmission or reception interrupt requests	None	—
	AASX	Flag for acknowledging the second slave address	None	_
	AL	Flag for the lost arbitration	None	_
	AAS	Flag for acknowledging the slave address	None	_
	ADZ	Flag for acknowledging the general call address	None	_
	ACKB	Stores the acknowledge data sent from EEPROM.	Reference	_
TSCR	IICRST	Resets the IIC control module.	Set	0
	IICX	Selects the transmission rate.	Set	0
FLMCR1	SWE	Enables writing or erasing flash memory when SWE is set to 1.	Set	0/1
	ESU	Sets the erase preparation mode when ESU is set to 1 and cancels the mode when ESU is cleared to 0.	Set	0/1



H8/300H Tiny Series Reprogramming the On-Chip Flash Memory Using the I²C Bus

Register		Description	Available action	Set value
	PSU	Sets the write preparation mode when PSU is set to 1 and cancels the mode when PSU is cleared to 0.	Set	0/1
	EV	Sets the erase verification mode when EV is set to 1 and cancels the mode when EV is cleared to 0.	Set	0/1
	PV	Sets the write verification mode when PV is set to 1 and cancels the mode when PV is cleared to 0.	Set	0/1
	E	Sets the erase mode when SWE, ESU, and E are set to 1 and cancels the mode when E is cleared to 0.	Set	0/1
	Р	Sets the write mode when SWE, PSU, and P are set to 1 and cancels the mode when P is cleared to 0.	Set	0/1
EBR1	EB4 to EB0	Sets 28 kbytes between H'1000 and H'7FFF as the blocks to be erased in flash memory.	Set	EB4 to EB0 = H'10
FENR	FLSHE	Enables the FLMCR1 and EBR1 registers.	Set	0/1
TCSRWD	B6WI	Validates the value of TCWE only when the value is written when B6WI is cleared to 0. When the value of TCWE is read, B6WI is fixed to 1.	Set	0/1
	TCWE	Validates the value written in the TCWD register when TCWE is set to 1.	Set	1
	B4WI	Validates the value of TCSRWE only when the value is written when B4WI is cleared to 0. When the value of TCSRWE is read, B4WI is fixed to 1.	Set	0/1
	TCSRWE	Validates the values of the WDON and WRST bits when TCSRWE is set to 1.	Set	1
	B2WI	Validates the value of WDON only when the value is written when B2WI is cleared to 0. When the value of WDON is read, B2WI is fixed to 1.	Set	0/1
	TCWE	Counts up TCWD when WDON is set to 1. Stops TCWD when WDON is cleared to 0.	Set	0/1
	B0WI	Validates the value of WRST only when the value is written when B0WI is cleared to 0. When the value of WRST is read, B0WI is fixed to 1.	Set	0/1
	TCSRWE	Resets the watch dog timer.	Set	1
TMWD	CKS3 to CKS0	Selects the clock signal to be input to TCWD. CKS 3 to CKS 0 = H'8: internal clock signal (ϕ)/64 CKS 3 to CKS 0 = H'D: internal clock signal (ϕ)/2048	Set	CKS3 to CKS0 = H'8 or H'D
TCWD		8-bit count register that can be read and written	Set	166 or 100



7. Hierarchy of Modules

• Figure 6 shows the hierarchy of modules.



Figure 6 Hierarchy of Modules



8. Flowcharts













































































9. Header File List

File: Fl_equ.h

;**************************************						
; FLASH H	ER/WR E	QU		2001.07	.09	
;*********	******	******	******	* * * * * * * * * * * * *	* * * * * * * * * * * * * * *	******
PDR1	.EQU	H'FFD4	;	7segLED Data		
PCR1	.EQU	H'FFE4	;	port direction	on	
TDR		H'FFAB		SCI OUT		
;*********				* * * * * * * * * * * * * *	* * * * * * * * * * * * * * *	*****
;			IIC REG			
;*********				* * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	******
ICCR		H'FFC4	-			
ICSR		H'FFC5	;			
ICDR		H'FFC6				
ICMR		H'FFC7	;			
SAR		H'FFC7	i			
TSCR	.EQU	H'FFFC	;			
;						
TRS	~	4,ICCR	;			
ACKE		3,ICCR				
BBSY	.BEQU	2,ICCR	;			
IRIC	.BEQU	1,ICCR	;			
ACKB	.BEQU	0,ICSR	;			
WAIT	.BEQU	6,ICMR	;			
;						
***********	******	*******	*******	* * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	******
;DEVICE_CODE			;	/* EEPROM DEV	ICE CODE:1010	*/
DEVICE_CODE	.EQU	H'80	;	/* MPU DEVICE	CODE:1000	*/
SLAVE_ADRS	.EQU	Н'00	;	/* SLAVE ADRS	:0	*/
IIC_DATA_W	.EQU	Н'00		/* WRITE_DATA		*/
IIC_DATA_R	.EQU	H'01	;	/* READ_DATA		*/
;						
;********	*****	******	******	* * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	*****
; H8/3664	1F	FLASH F	REG			
;********	*****	******	******	* * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	*****
FLMCR1	.EQU	H'FF90	;	FLASH MEMORY	CONTROL REGIS	STER 1
SWE:	.EQU	6				
ESU:	.EQU	5				
PSU:	.EQU	4				
EV:	.EQU	3				
PV:	.EQU	2				
Ε:	.EQU	1				
P:	.EQU	0				
FLMCR2	.EQU	H'FF91	;	FLASH MEMORY	CONTROL REGIS	STER 2
FLER:	.EQU	7				
EBR1	.EQU	H'FF93	;	OBJECT BLOCK	DESIGNATED RE	EGISTER 1
FENR	.EQU	H'FF9B	;	FLASH MEMORY	ENABLE REGIST	TER
FLSHE:	.EQU	7				



MAADHID	FOI	IL FEGO		
TCSRWD		H'FFC0		
TCWD		H'FFC1		
TMWD		H'FFC2	*****	
; WAIT I				
•		* * * * * * * * * * * * * * * * * *	*****	
;				
, MHZ	FOII	11*100	; 16MHZ	
;	.120	11 100		
, WLOOP1	.EQU	1*MHZ/400	; ROOP WAIT TIME	
	.EQU	2*MHZ/400	, 1001 1111 1112	
	.EQU	4*MHZ/400		
	.EQU	5*MHZ/400		
	- . EQU	6*MHZ/400		
	- .EQU			
		100*MHZ/400		
	- .EQU		; WRITE WAIT TIME	
TIME30	- .EQU		; WRITE WAIT TIME	
TIME200	.EQU	200*MHZ/400	; WRITE WAIT TIME	
TIME10000			; ERASE WAIT TIME	
*********	*****	*****	*****	
; Consta	nts			
;*********	*****	*****	*********	
MAXWT	.EQU	1000	; MAX WRITE COUNT	
MAXET	.EQU	100	; MAX ERASE COUNT	
OW_COUNT	.EQU	6	; OVER WRITE COUNT	
OK	.EQU	H'0	; OK FLAG	
NG	.EQU	H'1	; ERR FLAG	
WNG	.EQU	H'2	; WRITE ERR	
	1-			
File: lic_ram	i.n			
		2001.07	7 05	
; ·//RAM area f	or the	H8S/3664F erase/		
;	or the	1105/50041 Clase/	write program,	
, W BUF	.EQU	H'FC80 ;.B128 W	VRITE DATA AREA	
_ BUFF	.EQU	H'FD00 ;.B128 F	RETRY WRITE DATA AREA	
OWBUFF			OVER WRITE DATA ARIA	
COUNT		H'FE00 ;.W1 W (
W ADR		H'FE02 ;.W1 WR]		
—		H'FE04 ;.W1 WR]		
		H'FE08 ;.W1 MAX		
_		H'FEOA ;.W1 MAX	—	
—			- ASE VERIFY START ADDRESS	
—			ASE VERIFY END ADDRESS	
_ BLK_NO	.EQU	H'FE10 ;.B1 ERA	ASE BIT NUMBER	
_ VF_RET	.EQU	H'FE11 ;.B1 VEF	RIFY CHECK	
IIC_SBUF	.EQU	H'FE14 ;.B12 II	IC SEND BUF	



10. Program Listing

```
File: INIT.SRC
  .EXPORT INIT
  .EXPORT jump prog
  .IMPORT main
;
  .SECTION PM,CODE
_INIT:
  MOV.W #H'FF80,R7
  LDC.B #B'10000000,CCR
  JMP @ main
;
;/* Assembler routine */
;
_jump_prog:
          @R0
 JSR
;
  .END
File: FLWR.c
/*
                                                    */
/* FILE :FLWR.c
                                                    */
/* DATE :Thr, Aug 09, 2001
                                                    */
/* DESCRIPTION :Main Program
                                                    */
/* CPU TYPE :H8/3664F
                                                    * /
/*
                                                    */
/* This file is generated by Renesas Project Generator (Ver.1.2).
                                                    */
/*
                                                    */
#include "machine.h"
#define
             PDR5
                        *(volatile unsigned char *)0xFFD8
             PMR5
#define
                         *(volatile unsigned char *)0xFFE1
             PCR5
PDR8
PCR8
PCR1
#define
                         *(volatile unsigned char *)0xFFE8
#define
                         *(volatile unsigned char *)0xFFDB
#define
                        *(volatile unsigned char *)0xFFEB
#define
                         *(volatile unsigned char *)0xFFE4 /* 7segLED Data */
#define
              PDR1
                         *(volatile unsigned char *)0xFFD4 /* 7seqLED Data */
/*; Function Definitions
                                         */
extern void INIT(void);
extern void jump_prog( unsigned short );
extern void SL TRNS ( void );
extern void u_main ( void );
```



```
void
         flprg_cpy ( void );
void
        main ( void );
         wait ( unsigned int limit );
void
#ifdef cplusplus
extern "C" {
#endif
void abort(void);
#ifdef __cplusplus
}
#endif
#pragma
                                   /* P */
        section
                              М
/*; Main Program
                                            */
void main(void)
{
     i;
int
unsigned char sw_d1,sw_d2;
  PCR5 = 0x00;
                               /* Port 5 input
                                                */
  PCR1 = 0x00;
                                /* Port 1 input */
  PDR8 = 0 \times 00;
                               /* Port 84 low
                                                */
  PCR8 = 0 \times 10;
                                          output */
                                /* Port 84
  i = 0;
  while (i < 500) {
                               /* Wait for 5 seconds. */
    PDR8 = 0x00;
     wait(10000);
     PDR8 = 0 \times 10;
     wait(10000);
     sw_d1 = ((PDR5 \& 0x20) | (PDR1 \& 0x10));
     sw_d2 = ((PDR5 \& 0x20) | (PDR1 \& 0x10));
     if (sw_d1 == sw_d2) {
        if (sw_d1 == 0x10) {
                              /* IIC trns */
          SL TRNS();
        }
        if (sw_d1 == 0x20) {
         flprg_cpy();
          jump_prog( 0xf780 ); /* IIC recv & FLASH_WR
                                                    */
        }
     }
     i++;
   }
   u_main();
}
/*; Program Copy ( ROM:0400-08FF -> RAM:F780-FB7F ) */
void flprg_cpy( void ) {
unsigned short *ptr,*r_ptr;
```



```
ptr=(unsigned short*)0x0400;
  r_ptr=(unsigned short*)0xf780;
  while(ptr < (unsigned short*)0x900) {</pre>
   *r_ptr++ = *ptr++;
  }
}
void wait( unsigned int limit)
                     {
unsigned int cnt;
  cnt = 0;
  while (cnt < limit) {</pre>
   cnt++;
  }
}
void abort (void)
{
}
File: IIC_SL.src
IIC_SL_SUB
                     Ver1.0 2001.07.16
;
;
.INCLUDE "IIC_RAM.H"
.INCLUDE "FL_EQU.H" ; FLASH ER/WR EQU
;
   .IMPORT CAL_CRC16
.EXPORT SL_TRNS
;
   .SECTION PF_2
    .DISPSIZE
            FBR=16
;
;
    SL_TRNS
```

```
_SL_TRNS:
     MOV.W #H'1000,R3
                               ; ptr = 0x1000
;
     MOV.B #DEVICE CODE | SLAVE ADRS, R1L
     MOV.B R1L,@SAR
     MOV.B #H'FC,R1L
      MOV.B R1L,@TSCR
;
SL_TRNS10
     MOV.W #W BUF,R1
SL_TRNS20
     MOV.W @R3,R0
                               ; *ptr
```

;



		50 051	
		R0,@R1	; -> W_BUF[n]
	ADD.W	#2,R3	; ptr++
	ADD.W	#2,R1	; W_BUF[n++]
		#W_BUF+128,R	;
	BNE	SL_TRNS20	; 128 < R1
;			
		#W_BUF,R4	•
	JSR	@CAL_CRC16	; cal crc16
		#W_BUF+128,R4	
	MOV.W	R0,@R4	; crc set
;			
	MOV.W	#OWBUFF,R4	
		#1,R5	
	BSR	SL_RECV_DATA	; recv ok ?
	BEQ	SL_TRNS_ERR	
;	Norr D		
		@OWBUFF,ROL	
		#H'A5,ROL	; recv_data = send_req ?
	BNE	SL_TRNS_ERR	
;			
	MOV.W	#W_BUF,R4	
		#131,R5	
	BSR	SL_SEND_DATA	
		#0,ROL	; return = 0 NG
	BEQ	SL_TRNS_ERR	
;			
		#H'8000,R3	;
	BGT	SL_TRNS10	; H'8000 < R3
от m			
50_1	RNS_OK BRA	CI TIDNIC OV	
	DKA	SL_TRNS_OK	
; CT. TT	RNS ERR		
<u>ап⁻т</u>	BRA	SL TRNS ERR	
. * * *			*****
,			
	IIC SL_SE	—	storing the data to be sent (unsigned char *)
;			nt bytes (unsigned short)
; ;		: ROL = 1: Success	
;	WORK	: R1, E5	, Roll - 0. Fallare
-			*****
,	END DATA:		
_	_	@ICCR,R1L	
	OR.B	#H'10,R1L	
		R1L,@ICCR	;/* Send data in the slave mode (MST = 0, TRS = 1). */
;		,	,,, , ,, -,, ,
,	MOV.B	@ICCR,R1L	
		#H'FE,R1L	
	OR.B	#H'04,R1L	
		R1L,@ICCR	;/* Generate a start condition. */
;			
,	BCLR.B	IRIC	
;	2011(10		
,	MOV.B	@R4,R1L	



;/* Set transmission data. */ MOV.B R1L,@ICDR ; BCLR.B IRIC SL_SEND_D30 BTST.B IRIC ;/* Is transmission completed? */ BEQ SL SEND D30 ; BTST.B ACKB BNE SL_SEND_NG ;/* Is an ACK sent? */ ; MOV.W #1,E5 ; cnt = 1; SL SEND D40 CMP.W R5,E5 ; no <= cnt BCC SL_SEND_D60 ; R5 <= E5 (C=1) ; no > cnt ; MOV.B @R4,R1L ;ICDR = *ptr /* Set n data items. */ MOV.B R1L,@ICDR ; BCLR.B IRIC ADD.W #1,R4 ;ptr++ SL_SEND_D50 BTST.B IRIC ;/* Are n data items sent? */ BEQ SL_SEND_D50 ; BTST.B ACKB BNE SL_SEND_NG ;/* Is an ACK sent? */ ; ADD.W #1,E5 ; cnt++ BRA SL SEND D40 ; SL SEND D60 MOV.W #0,R0 ; dummy wait SL SEND D70 ; ADD.W #1,R0 ; CMP.W #40,R0 ; BNE SL_SEND_D70 ; ; MOV.B #1,ROL ; return(1) SL_SEND_D90 BCLR TRS ; ICCR.TRS = 0;MOV.B @ICDR,R1L ; dummy = ICDR; ; MOV.B @ICCR,R1L ; AND.B #H'FA,R1L ; MOV.B R1L,@ICCR ; ICCR &= 0xfa; ; RTS ; SL_SEND_NG MOV.B #0,ROL ; return(0) BRA SL SEND D90 IIC SL RECV DATA ; INPUT : R4: Address for storing the received data (unsigned char *) ; INPUT : R5: Number of received bytes (unsigned short) ;


```
OUTPUT : ROL = 1: Success
;
     WORK : R1, E5, R6
;
SL_RECV_DATA:
     MOV.B #H'84,R1L ;/* ICE=1(P57,P56->SCL,SDA), */
     MOV.B R1L,@ICCR
    MOV.B #H'08,R1L
    MOV.B R1L,@ICMR
;
     BCLR.B ACKB
;
SL_RECV_D10
     BTST.B IRIC
                          ;/* Is reception completed? */
     BEQ SL_RECV_D10
;
    MOV.W #0,E5
SL RECV D20
    CMP.W R5,E5
                           ; no < 0
     BCC SL_RECV_D60
                           ; R5 <= E5 (C=1)
;
                           ; no > 1
     MOV.B @ICDR,R1L
     MOV.B R1L,@R4
                          ;/* Fetch received data. */
     BCLR.B IRIC
SL_RECV_D40
    BTST.B IRIC
                          ;/* Is reception completed? */
     BEQ SL_RECV_D40
;
     MOV.B @R4,R1L
     CMP.B #DEVICE_CODE | SLAVE_ADRS, R1L
     BEQ SL_RECV_D50
;
     ADD.W #1,R4
                          ; ptr++
SL_RECV_D50
     SUB.W #1,R5
     CMP.W R5,E5
                          ; no <= 1
     BCC SL_RECV_D60
                          ; R5 <= E5 (C=1)
;
     BCLR.B IRIC
;
     BRA SL_RECV_D20
;
SL_RECV_D60
     BCLR.B ACKB
     MOV.B @ICDR,R1L
     MOV.B R1L,@R4
                         ;/* Fetch received data. */
     BCLR.B IRIC
;
     MOV.B #1,ROL
     RTS
. END
```



File: IIC_MA.src

• * * * * *	******	****	*****					
	IIC MA							
			2002107100					
' ;****	******	* * * * * * * * * * * * * * * * * * * *	*****					
	.INCLU	DE "IIC_RAM.H"						
	.INCLU	DE "FL_EQU.H"	; FLASH ER/WR EQU					
;								
	.EXPOR	T _IIC_	TEST					
	.EXPOR	T CAL_C	CRC16					
;****	******	* * * * * * * * * * * * * * * * * * * *	*****					
;	IIC TE	ST	2001.07.05					
;								
;****	*****	* * * * * * * * * * * * * * * * * * * *	******					
	.SECTI	ON PF_1						
	.DISPS	IZE FBR=16						
;****	*****	* * * * * * * * * * * * * * * * * * * *	*******					
_IIC_T	EST:		"IIC_RAM.H" "FL_EQU.H" ; FLASH ER/WR EQUIIC_TEST CAL_CRC16 2001.07.05 PF_1 FBR=16 Th on flash memory enable register					
;=====		EXPORT CAL_CRC16 CC TEST 2001.07.05 SECTION PF_1 DISPSIZE FBR=16 SECTION Pf_1 DISPSIZE FBR=16 SET.B #FLNR,R6 SET.B #FLSHE,@R6 ; Set the FLSHE bit. SET.B #FLSHE,@R6 ; Set the FLSHE bit. SET.B #FLMCR1,R0 ; SET.B #SWE,@R0 ; Set the SWE bit. SET.B #SWE,@R0 ; BLOCK ERASE NV.W #H'1000,R0 ; VV.W #H'1000,R0 ; Write beginning address VV.W #H'8000,R0 ;						
	MOV.W	#FENR,R6						
	BSET.B	#FLSHE,@R6	; Set the FLSHE bit.					
;=====								
;=====		Turn on flash memor	y control register 1.===============					
;	MOV.W	#FLMCR1,R0						
;	BSET.B	#SWE,@RO	; Set the SWE bit.					
;=====								
;								
	MOV.B	#H'10,R0H	; EB4 set					
	BSR	FL_ER_BLK	; BLOCK ERASE					
	CMP.B	#OK,R0L	i					
	BNE	FL_ER_ERR						
;								
	MOV.W	#H'1000,R0						
	MOV.W	R0,@W_ADR	; Write beginning address					
	MOV.W	#H'8000,R0						
	MOV.W	R0,@W_ADR_ED	; Write ending address					
	MOV.W	#MAXWT,R0	; Set the maximum number of writes.					
	MOV.W	R0,@WT_COUNT						
;								
;	MOV.W	#10,R3	; loop cnt					
IIC_TE	STOO							
;								
FL_TES								
		#IIC_SBUF,R4	; input:R4(buf_adrs)					
		#H'A5,R1L						
		R1L,@R4	—					
	MOV.W		; input:R5(cnt)					
	BSR	MA_SEND_DATA	; /* Send */					
	BEQ	IIC_SEND_ERR						
;								
	MOV.W	#30,R1						
IIC_TEST10								



```
SUB.W #1,R1
    BNE IIC_TEST10
                        ; wait
;
    MOV.W #W_BUF,R4
                       ; input:R4(buf_adrs)
    MOV.W #131,R5
                       ; input:R5(cnt)
    BSR MA RECV DATA
                       ; /* Receive */
    BEQ IIC_RECV_ERR
;
    MOV.W #W_BUF,R4
                       ; input:R4(buf_adrs)
    BSR CAL CRC16
                       ;
    MOV.W #W BUF+128,R4
                       ; input:R4(crc_adrs)
    MOV.W @R4,R1
    CMP.W R1,R0
    BNE IIC_RECV_ERR
;
    BSR FWRITE128
                       ; Write flash memory (in units of 128 bytes).
    CMP.B #OK,ROL
    BNE FL_WR_ERR
;
    MOV.W @W_ADR_ED,R3
                     ; Write ending address
    MOV.W @W_ADR,R2
                       ; Write beginning address
    ADD.W #128,R2
                       ; Increment the address by 128.
    MOV.W R2,@W_ADR
                       ;
    CMP.W R2,R3
                       ;
    BHI FL_TEST20
                       ; R3(END) > R2 (unsigned)
;
IIC_TEST
            END
;
;
IIC_TEST_OK
IIC SEND ERR
IIC RECV ERR
FL ER ERR
FL WR ERR
MOV.W #FENR,R6
    BCLR.B #FLSHE,@R6
                     ; Set the FLSHE bit.
ERR LOOP
    BRA
        ERR LOOP
; IIC MA_SEND DATA
    INPUT : R4: Address for storing the data to be sent (unsigned char *)
;
    INPUT : R5: Number of sent bytes (unsigned short)
;
;
    OUTPUT : ROL = 1: Success, ROL = 0: Failure
    WORK : R1, E5
;
MA_SEND_DATA:
    MOV.B #H'89,R1L
                      ;/* ICE=1(P57,P56->SCL,SDA), */
    MOV.B R1L,@ICCR
    MOV.B #H'08,R1L
    MOV.B R1L,@ICMR
    MOV.B #H'FC,R1L
```



```
MOV.B R1L,@TSCR
MA SEND D10
      BTST.B BBSY
                                ;/* Is the bus busy? */
      BNE MA_SEND_D10
;
      MOV.B @ICCR,R1L
      OR.B #H'30,R1L
      MOV.B R1L,@ICCR
                               ;/* Send data in the master mode (MST = 1, TRS = 1). */
;
      MOV.B @ICCR,R1L
      AND.B #H'FE,R1L
      OR.B #H'04,R1L
                               ;/* Generate a start condition.
      MOV.B R1L,@ICCR
                                                                  */
MA_SEND_D20
      BTST.B IRIC
                               ;/* Is transmission successful?
                                                                  */
      BEQ MA_SEND_D20
;
     MOV.B #DEVICE_CODE | SLAVE_ADRS | IIC_DATA_W, R1L
      MOV.B R1L,@ICDR
                               ;/* Set the start slave address.
                                                                  */
;
      BCLR.B IRIC
MA SEND D30
      BTST.B IRIC
                                ;/* Is transmission completed?
                                                                  */
      BEQ MA_SEND_D30
;
      BTST.B ACKB
      BNE MA_SEND_NG
                                ;/* Is an ACK sent? */
;
      MOV.W #0,E5
                                ; cnt = 0;
MA SEND D40
      CMP.W R5,E5
                                ; no <= cnt
      BCC MA_SEND_D60
                                ; R5 <= E5 (C=1)
                                ; no > cnt
;
      MOV.B @R4,R1L
                                ;ICDR = *ptr /* Set n data items. */
      MOV.B R1L,@ICDR
                                ;
      BCLR.B IRIC
      ADD.W #1,R4
                                ;ptr++
MA_SEND_D50
     BTST.B IRIC
                                ;/* Are n data items sent?
                                                                  */
      BEQ MA_SEND_D50
;
     BTST.B ACKB
     BNE MA_SEND_NG
                                ;/* Is an ACK sent? */
;
      ADD.W #1,E5
                                ; cnt++
      BRA MA_SEND_D40
;
MA_SEND_D60
      MOV.B #1,ROL
                                ; return(1)
MA SEND D90
     RTS
MA SEND NG
      MOV.B #0,ROL
                                ; return(0)
      BRA MA_SEND_D90
```



```
IIC MA_RECV_DATA
;
     INPUT : R4: Address for storing the received data (unsigned char *)
;
     INPUT : R5: Number of received bytes (unsigned short)
;
     OUTPUT : ROL = 1: Success
;
     WORK : R1, E5, R6
;
MA RECV DATA:
     MOV.W R5,R6
;
     BCLR.B TRS
                            ;/* Receive data in the master mode. */
     BSET.B WAIT
     BCLR.B ACKB
;
     MOV.B @ICDR,R1L
                            ;/* Read dummy data.
                                                   */
     MOV.B R1L,@R4
                             ;/* Fetch the received data. */
;
     BCLR.B IRIC
MA RECV D10
     BTST.B IRIC
                            ;/* Is reception completed? */
     BEQ MA_RECV_D10
;
     BCLR.B IRIC
MA RECV D20
     MOV.W #1,E5
     CMP.W R5,E5
                             ; no <= 1
     BCC MA RECV D60
                             ; R5 <= E5 (C=1)
                             ; no > 1
;
MA RECV D30
     BTST.B IRIC
                            ;/* Is reception completed? */
     BEQ MA_RECV_D30
;
     MOV.B @ICDR,R1L
                            ;/* Fetch the received data. */
     MOV.B R1L,@R4
     BCLR.B IRIC
MA_RECV_D40
     BTST.B IRIC
                             ;/* Is reception completed? */
     BEQ MA RECV D40
;
     CMP.W R5,R6
                             ;
     BEQ MA_RECV_D50
;
     ADD.W #1,R4
                             ; ptr++
MA RECV D50
     SUB.W #1,R5
     CMP.W R5,E5
                            ; no <= 1
     BCC MA_RECV_D60
                            ; R5 <= E5 (C=1)
;
     BCLR.B IRIC
;
     BRA MA_RECV_D20
;
MA_RECV_D60
```



```
BSET.B ACKB
     BSET.B TRS
     BCLR.B IRIC
MA_RECV_D70
     BTST.B IRIC
                            ;/* Is reception completed? */
     BEQ MA RECV D70
;
     BCLR.B WAIT
     MOV.B @ICDR,R1L
                            ;/* Fetch the received data. */
     MOV.B R1L,@R4
     BCLR.B IRIC
;
     MOV.B @ICCR,R1L
                            ;
     AND.B #H'FA,R1L
                            ;
                    ; ICCR & Oxfa
     MOV.B R1L,@ICCR
;
     MOV.B #1,R0L
     RTS
CAL_CRC16
;
     INPUT : R4: Address for storing the received data (unsigned char *)
;
     WORK : E0(k), R0(0x1021), E1(cnt), R1(data), R2(work), E5(crc)
;
CAL CRC16:
     MOV.W #H'1021,R0
                              ; crc = 0;
     MOV.W #0,E5
     MOV.W #128,E1
                               ; cnt = 128
     MOV.B #0,R1H
CAL_CRC10
                                ; data = *ptr
     MOV.B @R4,R1L
     ADD.W #1,R4
                                ; ptr++
     SHLL.W R1
                                ; data << 1 (1)
     SHLL.W R1
                                ; data << 1 (2)
     SHLL.W R1
                                ; data << 1 (3)
     SHLL.W R1
                                ; data << 1 (4)
     SHLL.W R1
                                ; data << 1 (5)
     SHLL.W R1
                                ; data << 1 (6)
     SHLL.W R1
                                ; data << 1 (7)
     SHLL.W R1
                                ; data << 1 (8)
;
     MOV.W #0,E0
                                ; k= 0;
CAL_CRC20
     MOV.W R1,R2
     XOR.W E5,R2
                                ; crc ^ data
     BPL CAL CRC30
     SHLL.W E5
                                ; crc << 1
     XOR.W R0,E5
                                ; 0x1021 ^ crc
     BRA CAL_CRC40
CAL_CRC30
     SHLL.W E5
                                ; crc << 1
CAL_CRC40
     SHLL.W R1
                                ; data >> 1
     ADD.W #1,E0
                                ; k++
     CMP.W #8,E0
```



BNE CAL CRC20 ; SUB.W #1,E1 ; cnt--; BNE CAL_CRC10 ; MOV.W E5,R0 ; return(crc) RTS ; FLASH ER/WR SUB .INCLUDE "FL ERWR.SRC" . END File: fl_erwr.src Ver1.0 2001.07.05 FL ERWR ; ; FL ER BLK INPUT : ROH: Specifies the block to be erased (H'01, H'02, H'04, ; H'08, H'10) (EB0, EB1, EB2, EB3, EB4). OUTPUT: ROL: Indicates success or failure. ; FL ER BLK: CMP.B #H'01,ROH ; BNE FL ER B10 ; MOV.W #H'0000,R1 ; EB0(01) 0000:03FF+1 ; MOV.W #H'0400,R2 ; BRA FL_ER_B50 ; FL ER B10 CMP.B #H'02,R0H ; BNE FL_ER_B20 ; MOV.W #H'0400,R1 ; EB1(02) 0400:07FF+1 ; MOV.W #H'0800,R2 ; BRA FL ER B50 ; FL_ER_B20 CMP.B #H'04,ROH ; BNE FL_ER_B30 ; MOV.W #H'0800,R1 ; EB2(04) 0800:0BFF+1 ; MOV.W #H'0C00,R2 ; BRA FL_ER_B50 ; FL_ER_B30 CMP.B #H'08,ROH BNE FL_ER_B40 MOV.W #H'0C00,R1 ; EB3(08) 0C00:0FFF+1 MOV.W #H'1000,R2 BRA FL_ER_B50 FL ER B40 CMP.B #H'10,ROH BNE FL_ER_BERR ; EB4(10) 1000:7FFF+1



MOV.W #H'1000,R1 MOV.W #H'8000,R2

```
;
FL_ER_B50
           MOV.B ROH,@BLK_NO
                             ; Block to be erased
           MOV.W R1,@EVF ST
                              ; Set the beginning address of the block to be erased.
           MOV.W R2,@EVF ED
                               ; Set the ending address of the block to be erased.
           MOV.W #MAXET,R5
                              ; Set the maximum number of erases.
           MOV.W R5,@ET_COUNT
           MOV.W #EBR1,R5
                              ; Set the EBR1 address.
           MOV.W #FLMCR1,R6
                               ; Set the FLMCR address.
;
           BSR BLK1 ERASE
                             ; Erase the target block.
           CMP.B #OK,ROL
                               ;
           BNE
               FL_ER_BERR
                               ; Erase error
           RTS
;
FL_ER_BERR
           MOV.B #NG,ROL ; Erase block error
           RTS
;
: Routine for writing the desired 128 bytes in flash memory
; * Name
; * Function: Writes and verifies 128 bytes.
                                                               *
; * Input : @W_ADR : Write address
          @W_BUF : Write data (128 bytes)
; *
; *
          @WT_COUNT: Maximum number of writes
; * Output : ROL : Result flag (H'00 for success, H'01 for failure)
                                                               *
.EQU $
FWRITE128
           MOV.W #128,R4
           MOV.W #W BUF,R5
           MOV.W #BUFF,R6
           EEPMOV.W
                              ; Transfer a block from W BUF to BUFF.
;
           MOV.W #FLMCR1,R6
                              ; Pointer to the flash memory control register
;
           BSET.B #SWE,@R6
                              ; Set the SWE bit.
           MOV.W #WLOOP1,R0
                               ; At least 1 \mus
           BSR FL_WAIT
;
           XOR.W R0,R0
                              ; Clear the write counter.
           MOV.W R0,@COUNT
;
BSR FWRITEVF
                              ; Initial program verification
           CMP.B #OK,ROL
           BEQ FWRTE40
                         ; Initial verification is completed.
;
           CMP.B #WNG,ROL
           BEO FWRTE30
                               ; Write error
;
;===== Initial write (with additional write) ====
FWRTE15 MOV.W #BUFF,R2 ; Rewrite data
```



```
MOV.W #TIME30,R3
                                     ; Issue the P pulse (30 \mus).
             BSR
                 FWRITE
                                     ; Write data.
             BSR FWRITEVF
                                     ; Write verification
             MOV.B ROL,@VF_RET
             MOV.W #OWBUFF,R2
                                   ; Additional write data
             MOV.W #TIME10,R3
                                    ; Issue the P pulse (10 \mus).
             BSR FWRITE
                                     ; Write additional data.
             MOV.B @VF_RET,ROL
             CMP.B #OK,ROL
             BEQ FWRTE40
                                    ; Writing is completed.
;
             CMP.B #WNG,ROL
             BEQ FWRTE30
                                     ; Write error
;
             MOV.W @COUNT,R0
                                    ; Write counter @COUNT + 1
             INC.W #1,R0
             MOV.W R0,@COUNT
             CMP.W #OW_COUNT,R0
             BNE
                   FWRTE15
                                     ; Determine the number of additional writes.
;
;===== Normal write (without additional write) ==
            MOV.W #BUFF,R2 ; Rewrite data
FWRTE20
             MOV.W \#\text{TIME200,R3} ; Issue the P pulse (200 \mu\text{s}) .
             BSR FWRITE
                                    ; Write data.
             BSR FWRITEVF
                                    ; Write verification
             CMP.B #OK,ROL
             BEQ FWRTE40
                               ; Writing is completed.
;
             CMP.B #WNG,ROL
             BEQ FWRTE30
                                    ; Write error
;
             MOV.W @COUNT,R0
                                    ; Write counter @COUNT + 1
             INC.W #1,R0
             MOV.W R0,@COUNT
             MOV.W @WT_COUNT,E0
             CMP.W E0,R0
             BNE
                   FWRTE20
                                     ; Determine the maximum number of writes.
;
;----- Abnormal termination -----
FWRTE30
                                 ; Clear the SWE bit.
             BCLR.B #SWE,@R6
             MOV.W #WLOOP100,R0
                                    ; At least 100 \mu s
             BSR FL_WAIT
;
             MOV.B #NG,R0L
                                   ; Set the NG (failure) flag.
             RTS
;
;----- Normal termination -----
FWRTE40
             BCLR.B \#\text{SWE}, @\text{R6} ; Clear the SWE bit. MOV.W \#\text{WLOOP100,R0} ; At least 100 \mu\text{s}
             BSR FL_WAIT
```

;



MOV.B #OK,ROL

; Set the OK (success) flag.

```
;
: Write verification routine
; * Name
; * Function: Verifies the specified address and creates rewrite data.
; * Input : ER6 : Address of the FLMCR register
; *
          @W ADR : Write address
; *
         @W_BUF : Write data (128 bytes)
; *
         @BUF : Rewrite data (128 bytes)
; * Output : @BUF : Rewrite data (128 bytes)
          @OWBUFF: Additional write data (128 bytes)
; *
; *
         ROL : Verification result (H'00 for success, H'01 for
; *
                 failure, H'02 for minor error)
.EQU $
FWRITEVF
           MOV.W #H'FFFF,R5 ; Dummy write data for address latch
                              ; Rewrite data buffer
           MOV.W #BUFF,R1
           uata buffe
...._عالم K2 ; Write data buffer
MOV.W @W_ADR,R4 ; Flach
                              ; Flash memory write address
;====== Additional write data buffer =========
          MOV.W #OWBUFF,R3
                                ; Additional write data buffer
;
                             ; Set the PV bit.
; At least 4 µs
           BSET.B #PV,@R6
           MOV.W #WLOOP4,R0
           BSR FL_WAIT
;
FWVF20
                           ; Write dummy data in the latch.
           MOV.W R5,@R4
           MOV.W #WLOOP2,R0
                              ; At least 2 \mu s
           BSR FL_WAIT
;
                                ; Flash memory data
           MOV.W @R4+,R0
;====== Creating additional write data ========
           MOV.W @R1,E0 ; Initial write (up to 6 times)
                             ; Valid: @COUNT = 0, 1, 2, 3, 4, 5
           OR.W R0,E0
           MOV.W E0,@R3
                               ; Invalid: @COUNT = 6 to 999
           ADD.W #2,R3
NOT.W RO
           MOV.W @R2,E0
           OR.W R0,E0
                               ; Inverse data OR write data
           MOV.W E0,@R1
                                ; Set rewrite data.
           ADD.W #2,R1
           MOV.W @R2+,E0
           AND.W E0,R0
                               ; A write error has occurred when read data is 0
           BNE FWVF70
                                ; and write data is 1.
;
           CMP.W #W BUF+128,R2
           BNE FWVF20
                                ; Verify 128 bytes.
;
           BCLR.B #PV,@R6
                               ; Clear the PV bit.
           MOV.W #WLOOP2,R0
                               ; At least 2 \mus
```



BSR FL WAIT ; ; Set the NG (failure) flag. MOV.B #NG,ROL MOV.W #BUFF,R1 ; Rewrite data beginning address MOV.W @ER1+,E0 FWVF50 CMP.W R5,E0 ; Are all 128 bytes of rewrite data FF? BNE FWVF60 ; If not H'FF, a verification error has occurred. ; CMP.W #BUFF+128,R1 BNE FWVF50 ; Check 128 bytes. ; MOV.B #OK,ROL ; Set the OK (success) flag. FWVF60 RTS ; ;----- FLASH ROM ERR -----FWVF70 ; Clear the PV bit. BCLR.B #PV,@R6 MOV.W #WLOOP2,R0 ; At least 2 µs BSR FL_WAIT ; MOV.B #WNG,ROL ; Set the WNG (minor error) flag. RTS ; ; * Name : Write routine * ; * Function: Writes data at the specified address. ; * Input : E6 : Address of the FLMCR register * ; * @W_ADR: Write address ER2 : Write beginning address (rewrite data or additional ; * ; * write data) ; * ER3 : Time set by the P bit (10 μs , 30 μs , or 200 $\mu s)$; * Output : None. FWRITE .EQU \$ MOV.W @W ADR,R1 ; Write address ; MOV.W #128,E0 FWRT10 MOV.B @R2+,R0L ; Rewrite data (in bytes) MOV.B ROL,@R1 ; Write dummy data (in bytes). ADD.W #1,R1 DEC.W #1,E0 BNE FWRT10 ; Repeat 128 bytes. (Initialize WDT.) ; MOV.B #H'5A,ROH ; MOV.B ROH,@TCSRWD ; TCSRWD = H'5A MOV.B #H'F8,R0H ; MOV.B ROH,@TMWD ; TMWD = $H'F8(\phi/64)$ MOV.B #166,R0H ; MOV.B ROH,@TCWD ; TCWD = 166:(256-99)*4µs=360µs MOV.B #H'F4,R0H ; MOV.B ROH,@TCSRWD ; TCSRWD = H'F4 WDT On ; BSET.B #PSU,@R6 ; Set the PSU bit.



```
MOV.W #WLOOP50,R0
                               ; At least 50 µs
           BSR
              FL WAIT
;
;====== Issuing the Write pulse ============

        BSET.B #P,@R6
        ; Set the PSU bit (write).

        DEC.W #1,R3
        ; Write time: 10 μs, 30 μs, or 200 μs

FWRT40
          DEC.W #1,R3
          BNE FWRT40:16
BCLR.B #P,@R6
                            ; Clear the PSU bit.
           MOV.W #WLOOP5,R0
                             ; 5µs
          BSR FL_WAIT
;
           BCLR.B #PSU,@R6
                              ; Clear the PSU bit.
           MOV.W #WLOOP5,R0
                               ; At least 5 µs
           BSR FL_WAIT
;
           MOV.B #H'53,R0H
                              ;
          MOV.B R0H,@TCSRWD ; TCSRWD = H'53 WDT Off
           RTS
;
; * Name
         : Flash memory single block erase routine
; * Function: Erases the specified block in flash memory.
; * Input : ER6 : Address of the FLMCR register
          ER5 : Address of the EBR register
; *
          @EVF_ST : Erase beginning address
; *
; *
         @EVF_ED : Erase ending address
; *
         @BLK NO : Bit number for the block to be erased
; *
          @ET_COUNT: Maximum number of erases
; * Output : ROL : Result flag (H'00 for success, H'01 for failure)
BLK1 ERASE
          .EQU $
                            ; Set the SWE bit.
          BSET.B #SWE,@R6
          MOV.W #WLOOP1,R0
                              ; At least 1 µs
           BSR FL_WAIT
;
          XOR.W R0,R0
                               ; Clear the erase counter.
           MOV.W R0,@COUNT
;
; Initial erase verification
          BSR FERASEVF
           CMP.B #OK,ROL
           BEQ BLK1_40
                              ; Initial verification is completed.
;
BLK1 20
          BSR FERASE
                              ; Erase data.
           BSR FERASEVF
                              ; Erase verification
           CMP.B #OK,ROL
           BEQ BLK1_40
                         ; Erasure is completed.
;
          MOV.W @COUNT,R0
                             ; Erase counter: @COUNT + 1
           INC.W #1,R0
           MOV.W R0,@COUNT
           MOV.W @ET COUNT,E0
```



```
CMP.W E0,R0
           BNE
                BLK1 20
                                 ; Determine the maximum number of erases.
;----- Abnormal termination -----
BLK1_30
           BCLR.B #SWE,@R6
                                 ; Clear the SWE bit.
           MOV.W #WLOOP100,R0
                                ; At least 100 µs
           BSR FL_WAIT
;
           MOV.B #NG,ROL ; Set the NG (failure) flag.
           RTS
;
;----- Normal termination -----
BLK1_40
           BCLR.B \#\text{SWE}, @R6 ; Clear the SWE bit. MOV.W \#\text{WLOOP100,R0} ; At least 100 \mu\text{s}
           BSR FL_WAIT
;
           MOV.B #OK,ROL ; Set the OK (success) flag.
           RTS
;
; * Name
          : Erase verification routine
; * Function: Verifies the erasure of the specified block.
; * Input : ER6 : Address of the FLMCR register
; *
           @EVF_ST: Verification beginning address
; *
           @EVF_ED: Verification ending address
; * Output : ROL : Verification result (H'00 for success, H'01 for failure)*
.EQU $
FERASEVF
           MOV.W @EVF ST,R1
           MOV.W @EVF_ED,R2
           MOV.W #H'FFFF,E0 ; Write dummy data to check that the target data is
erased.
                               ; Set the EV bit.
           BSET.B #EV,@R6
                                ; At least 20 µs
           MOV.W #WLOOP20,R0
           BSR FL_WAIT
;
VRF30
           MOV.W E0,@R1
                                ; Write dummy data in the address latch.
           MOV.W #WLOOP2,R0
                                 ; At least 2 µs
           BSR FL_WAIT
;
           MOV.W @R1+,R0
           CMP.W E0,R0
                                 ; Verification
           BNE VRF60
                                 ; End when the data is not erased from the target address.
           CMP.W R1,R2
           BNE
               VRF30
;
           BCLR.B #EV,@R6
                                ; Clear the EV bit.
           MOV.W #WLOOP4,R0
                                ; At least 4 µs
           BSR FL_WAIT
;
           MOV.B #OK,ROL
                                ; Set the OK (success) flag.
           RTS
```



;----- FERASEVF ERR ------VRF60 BCLR.B #EV,@R6 ; Clear the EV bit. MOV.W #WLOOP4,R0 ; At least 4 μs BSR FL WAIT ; ; Set the NG (failure) flag. MOV.B #NG,ROL RTS ; : Erase routine ; * Name ; * Function: Erases the specified block. * ; * Input : ER6 : Address of the FLMCR register ER5 : Address of the EBR register ; * @BLK_NO: Bit number for the target block ; * ; * Output : None. FERASE .EQU \$ Initialize WDT. ; MOV.B #H'5A,R0H ; MOV.B ROH,@TCSRWD ; TCSRWD = H'5A MOV.B #H'Fd,R0H ; MOV.B ROH,@TMWD ; TMWD = $H'Fd(\phi/2048)$ MOV.B #100,R0H ; MOV.B ROH,@TCWD ; TCWD = 100:(256-166)*0.128ms=20ms MOV.B #H'F4,R0H ; ; TCSRWD = H'F4 WDT On MOV.B ROH,@TCSRWD ; MOV.B @BLK NO,ROH MOV.BROH,@R5; Set the bit of the target block in EBR.BSET.B#ESU,@R6; Set the ESU bit.MOV.W#WLOOP100,R0; At least 100 μs BSR FL_WAIT ; MOV.L #TIME10000,ER0 ; 10mS BSET.B #E,@R6 ; Set the E bit (erase). FERS20 DEC.W #1,R0 ; Erase time: 10 ms BNE FERS20:16 BCLR.B #E,@R6 ; Clear the E bit. MOV.W #WLOOP10,R0 ; At least 10 μs BSR FL WAIT ; BCLR.B #ESU,@R6 ; Clear the ESU bit. MOV.W #WLOOP10,R0 ; At least 10 μs BSR FL_WAIT ; MOV.B #H'53,R0H ; ; TCSRWD = H'53 WDT Off MOV.B ROH,@TCSRWD MOV.B #0,ROH MOV.B R0H,@R5 ; Clear the target block in EBR. RTS



	DEC.W	#1,R0 FL_WAIT				
	BNE					
	RTS					
; ==========						
File: vect.s	src					
; * * * * * * * * * * * *	* * * * * * * * *	*****	*******			
; Vecto	or Table		*/			
*********	******	********	*****************************/			
.IMPC		_INIT				
.IMPC	ORT	VTRAP0, VTRAP1, VTRAP2, VTRAP3				
.IMPORT		VBRAK, VSLEP				
.IMPORT		VIRQ0,VIRQ1,VIRQ2,VIRQ3				
	DRT	VWKP, VOVRF				
		VTMRW, VTMRV				
.IMPC	DR.I.	VSCI3,VIIC,	VADC			
	PT ON	VA CODE LOC				
.SEC		V0, CODE, LOC	***************************************			
		adrs	/			
*********	*******		* * * * * * * * * * * * * * * * * * * *			
		*******	********************************/ : 00 RESET VECTER ADDRESS			
.DATA		*******	********************************/ ; 00 RESET VECTER ADDRESS			
	A.W	*******	; 00 RESET VECTER ADDRESS			
. DATA	A.W FION	**************************************	; 00 RESET VECTER ADDRESS			
. DATZ ; . SECT	A.W FION A.W	**************************************	; 00 RESET VECTER ADDRESS			
. DATA ; . SECT . DATA	A.W FION A.W A.W	<pre>****************INIT V1,CODE,LOC VTRAP0</pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0			
. DATZ . SECI . DATZ . DATZ	A.W FION A.W A.W A.W	-INIT V1,CODE,LOC VTRAP0 VTRAP1	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1			
. DATA . SECT . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W	VI, CODE, LOC VTRAP0 VTRAP1 VTRAP2	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2			
. DATA . SECT . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W	VI, CODE, LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3			
. DATA . SECT . DATA . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W	VI, CODE, LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK			
. DATA . SECT . DATA . DATA . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W	-INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP			
. DATA . SECT . DATA . DATA . DATA . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W	-INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0			
. DATA . SECT . DATA . DATA . DATA . DATA . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W A.W	-INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1			
. DATA . SECT . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W A.W A.W A.W	-INIT V1, CODE, LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ1	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP			
. DATA . SECT . DATA . DATA . DATA . DATA . DATA . DATA . DATA . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W A.W A.W A.W	<pre>*********** _INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ2 VIRQ2 VIRQ3</pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3			
. DATA . SECT . DATA . DATA	A. W FION A. W A. W A. W A. W A. W A. W A. W A. W	<pre>_INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ1 VIRQ2 VIRQ3 VWKP VOVRF</pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW			
. DATA . SECT . DATA . DATA	A. W FION A. W A. W A. W A. W A. W A. W A. W A. W	-INIT V1, CODE, LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ1 VIRQ2 VIRQ3 VWKP VOVRF V2, CODE, LOC	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW			
. DATA . SECT . DATA . DATA	A.W FION A.W A.W A.W A.W A.W A.W A.W A.W A.W A.W	<pre>INIT V1,CODE,LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ1 VIRQ2 VIRQ3 VWKP VOVRF V2,CODE,LOC VTMRW</pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW ATE=H'002A ; 2A TIMER W			
. DATA . SECT . DATA . DATA	A. W FION A. W A. W A. W A. W A. W A. W A. W A. W	<pre></pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW ATE=H'002A ; 2A TIMER W ; 2C TIMER V			
. DATA . SECT . DATA . DATA	A. W FION A. W A. W A. W A. W A. W A. W A. W A. W	<pre> INIT V1, CODE, LOC VTRAP0 VTRAP1 VTRAP2 VTRAP3 VBRAK VSLEP VIRQ0 VIRQ1 VIRQ2 VIRQ3 VWKP VOVRF V2, CODE, LOC VTMRW VTMRV VSCI3</pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW ATE=H'002A ; 2A TIMER W ; 2C TIMER V ; 2E SCI3_RX/TX/ERR			
. DATA . SECT . DATA . DATA	A. W FION A. W A. W A. W A. W A. W A. W A. W A. W	<pre></pre>	; 00 RESET VECTER ADDRESS ATE=H'0010 ; 10 TRAP#0 ; 12 TRAP#1 ; 14 TRAP#2 ; 16 TRAP#3 ; 18 BREAK ; 1A SLEEP ; 1C IRQ0 ; 1E IRQ1 ; 20 IRQ2 ; 22 IRQ3 ; 24 WKP ; 26 OVER FLOW ATE=H'002A ; 2A TIMER W ; 2C TIMER V			



File: u_vect.src

```
*/
    User Vector Table
;
.IMPORT INIT
  .EXPORT VTRAP0,VTRAP1,VTRAP2,VTRAP3
  .EXPORT VBRAK, VSLEP
  .EXPORT VIRQ0, VIRQ1, VIRQ2, VIRQ3
  .EXPORT VWKP, VOVRF
  .EXPORT VTMRW, VTMRV
  .EXPORT VSCI3, VIIC, VADC
;
  .SECTION UV, CODE, LOCATE=H'1000
;
    Jump to user_program
VTRAP0:
   JMP @_INIT
VTRAP1:
    JMP @_INIT
VTRAP2:
    JMP
        @_INIT
VTRAP3:
        @_INIT
    JMP
VBRAK:
        @_INIT
    JMP
VSLEP:
        @_INIT
    JMP
VIRQ0:
    JMP
        @_INIT
VIRQ1:
        @_INIT
    JMP
VIRO2:
    JMP
        @_INIT
VIRQ3:
    JMP
        @_INIT
VWKP:
    JMP
        @_INIT
VOVRF:
    JMP
        @_INIT
VTMRW:
        @_INIT
    JMP
VTMRV:
    JMP
        @_INIT
VSCI3:
    JMP
        @_INIT
VIIC:
       @_INIT
    JMP
VADC:
    JMP
       @_INIT
.END
```



File: LED.c (user program (example))

```
/*
                                               */
           :LED.c
/* FILE
                                               */
/* DATE
           :Tue, Jul 31, 2001
                                               */
/* DESCRIPTION :Main Program
                                               */
/* CPU TYPE :H8/3664N
                                               */
/*
                                               */
/*
     LED Test
                                               */
/*
                                               */
#include
          "machine.h"
#define PDR5 *(volatile unsigned char *)0xFFD8
#define PMR5 *(volatile unsigned char *)0xFFE1
#define PCR5 *(volatile unsigned char *)0xFFE8
#define PDR8 *(volatile unsigned char *)0xFFDB
#define PCR8 *(volatile unsigned char *)0xFFEB
unsigned int cnt1;
unsigned int cnt2;
/*; Function Definitions
                                               */
void u_main ( void );
void u wait ( void );
#pragma
          section
                                        /* P
                                               */
/*;
    Main Program
                                               */
void u_main ( void ) {
   PDR5 = 0 \times 00;
   PDR8 = 0 \times 00;
   PMR5 = 0x00;
   PCR5 = 0x10;
   PCR8 = 0x10;
   while (1) {
     u_wait();
     PDR5 = 0x10;
     u_wait();
     PDR5 = 0x00;
     u_wait();
     PDR8 = 0x10;
     u_wait();
     PDR8 = 0 \times 00;
   }
}
```





Revision Record

	Descript		
Date	Page	Summary	
Dec.20.03		First edition issued	

Keep safety first in your circuit designs!

(ENESAS

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.