

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

**Phase-out/Discontinued**

# **RA75X ASSEMBLER PACKAGE**

**STRUCTURED ASSEMBLER PREPROCESSOR**

**Phase-out/Discontinued**

# **RA75X ASSEMBLER PACKAGE**

**STRUCTURED ASSEMBLER PREPROCESSOR**

**Phase-out/Discontinued**

**Phase-out/Discontinued**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

**Phase-out/Discontinued**

## PREFACE

### Target:

This Application Note is intended for the user engineers who understand the uPD75516, ST75X structured assembler preprocessor (RA75X assembler package), and macro processor functions and design application systems using them.

### Purpose:

The purpose of the Application Note is for the user to understand the program development method using the ST75X structured assembler preprocessor through uPD75516 application program examples.

### Composition:

The Application Note contains the following:

- . General description
- . Structured assembler outline
- . Considerations on use of structured assembler
- . Application program examples

### Use:

The Application Note assumes that the reader has general knowledge of electricity, logical circuits, and microcomputers. It describes the uPD75516 as a typical device. The description is also applied to the common parts to the 75X series.

### Legend:

Data representation weight: High-order and low-order digits are indicated from left to right.

Active low representation: xxx (pin or signal name is overlined)

Caution: Caution to which you should pay attention

Remarks: Supplementary explanation to the text

Number representation: Binary number xxxx or xxxxB

Decimal number xxxx













Hexadecimal number xxxx or xxxxH

Macro instruction representation: ?xxxxxx (symbol beginning  
with ?)

SPD: Comparison between SPD representations used in the text and  
flowcharts is made as shown below:

Caution: This Application Note explains how to develop programs  
by using the ST75X structured assembler preprocessor  
and does not guarantee the reliability of the programs  
contained herein.

	SPD symbols	Flowchart symbols
Serial Processing		
Binary selection		
Multiple selection		
Loop		
Internal call		

Explanation of Package: The items in Explanation of Package are as follows:

<Public declaration symbols>	If external reference declaration of the symbols is made by a user program, the symbols can be referenced within the user program.
<Registers>	Indicates the general purpose registers used by the package.
<RAM area>	Indicates the RAM area used by the package.
<Nesting>	Indicates the nesting level and the maximum size of the stack area used.
<Hardware>	Indicates the peripheral hardware used by the package.
<Interrupts>	Indicates the interrupts used by the package.
<Initialization>	Indicates initialization required to operate the package. Unless otherwise noted, the programs described in the Application Note are assumed to operate with SCC=0 and PCC=3.
<Start method>	Indicates start method of package.

Relevant Documents

Product name	Document name	Document No.	Abbreviation in Application Note
RA75X assembler package	User's manual (language)	EEM-747	Language
	User's manual (operation) based on MS_DOS <sup>TM</sup>	EEM-745	Language
	ST75X user's manual	EEU-642	ST75X UM
Macro processor	User's manual	EEM-722	Macro UM
uPD75516	Pamphlet Data sheet User's manual Instruction use table Application Note (I) basic	IB-5051 IC-7580 IEM-5049 IEM-5036 IEM-5104	

CONTENTS

	<u>Page</u>
CHAPTER 1 GENERAL DESCRIPTION .....	1-1
CHAPTER 2 STRUCTURED ASSEMBLER PREPROCESSOR OUTLINE .....	2-1
2.1 What is Structured Assembler? .....	2-1
2.2 ST75X Outline .....	2-1
2.2.1 ST75X processing flow .....	2-2
2.2.2 Control statements .....	2-4
2.2.3 Operators .....	2-5
2.2.4 Pseudo instructions .....	2-5
CHAPTER 3 CONSIDERATIONS ON USE OF STRUCTURED ASSEMBLER ...	3-1
3.1 Considerations on Program Description .....	3-1
3.2 Structured Assembler and Macro Instructions .....	3-5
3.3 Use of Switch Statement .....	3-7
3.4 Use of While Statement .....	3-9
3.5 Program Design Wethod Using SPD .....	3-10
3.5.1 What is SPD? .....	3-10
3.5.2 SPD merits .....	3-10
3.5.3 SPD and flowchart .....	3-13
CHAPTER 4 SCALE GENERATION PROGRAM .....	4-1
4.1 Explanation of Program .....	4-1
4.1.1 Program outline .....	4-1
4.1.2 Explanation of structured assembler .....	4-3
4.1.3 Explanation of macro instructions .....	4-4
4.1.4 Explanation of package .....	4-4
4.2 SPD .....	4-6
4.3 Program Example .....	4-7
CHAPTER 5 A/D CONVERSION PROGRAM .....	5-1
5.1 Explanation of Program .....	5-1
5.1.1 Program outline .....	5-1
5.1.2 Explanation of structured assembler .....	5-3
5.1.3 Explanation of macro instructions .....	5-3
5.1.4 Explanation of package .....	5-4

5.2	SPD .....	5-5
5.3	Program Example .....	5-6
CHAPTER 6	ANALOG KEY INPUT PROGRAM .....	6-1
6.1	Explanation of Program .....	6-1
6.1.1	Program outline .....	6-1
6.1.2	Explanation of structured assembler .....	6-3
6.1.3	Explanation of macro instructions .....	6-3
6.1.4	Explanation of package .....	6-4
6.2	SPD .....	6-6
6.3	Program Example .....	6-7
CHAPTER 7	COMMUNICATION PROGRAM WITH EEPROM .....	7-1
7.1	Explanation of Program .....	7-1
7.1.1	Program outline .....	7-1
7.1.2	Explantaion of structured assembler .....	7-4
7.1.3	Explanation of macro instructions .....	7-5
7.1.4	Explanation of package .....	7-5
7.2	SPD .....	7-7
7.3	Program Example .....	7-9
CHAPTER 8	SBI COMMUNICATION PROGRAM .....	8-1
8.1	Explanation of Program .....	8-1
8.1.1	Program outline .....	8-1
8.1.2	Explantaion of structured assembler .....	8-5
8.1.3	Explanation of macro instructions .....	8-7
8.1.4	Explanation of package .....	8-8
8.2	SPD .....	8-10
8.3	Program Example .....	8-13
CHAPTER 9	NOTATION ADJUSTMENT PROGRAM .....	9-1
9.1	Explanation of Program .....	9-1
9.1.1	Program outline .....	9-1
9.1.2	Explantaion of structured assembler .....	9-2
9.1.3	Explanation of macro instructions .....	9-4
9.1.4	Explanation of package .....	9-4
9.2	SPD .....	9-5

9.3	Program Example .....	9-7
CHAPTER 10	LED DISPLAY AN KEY INPUT PROGRAM .....	10-1
10.1	Explanation of Program .....	10-1
10.1.1	Program outline .....	10-1
10.2	SPD .....	10-6
10.3	Program Example .....	10-7
APPENDIX A	ASSEMBLY LISTS .....	A-1
A.1	Scale Generation Program .....	A-1
A.2	A/D Conversion Program .....	A-3
A.3	Analog Key Input Program .....	A-5
A.4	Communication Program with EEPROM .....	A-8
A.5	SBI Communication Program .....	A-11
A.6	Notation Adjustmet Program .....	A-16
A.7	LED Display and Key Input Program .....	A-20
APPENDIX B	MAIN PROGRAM EXAMPLE .....	A-24
B.1	Scale Generation (Mode 1) .....	A-25
B.2	EEPROM Read/Write (Mode 2) .....	A-27
B.3	A/D Conversion (Mode 3) .....	A-30
B.4	SBI Communication (Mode 4) .....	A-32
B.5	Notation Adjustmet (Mode 5) .....	A-36
B.6	Key Input (Mode 6) .....	A-38
B.7	Analog Key Input (Mode 7) .....	A-40
B.8	Scale Generation and Display (Mode 8) .....	A-42
B.9	Circuit Diagram .....	A-43
B.10	Program Example .....	A-45

## CONTENTS OF FIGURES

<u>Fig. No.</u>	<u>Title</u>	<u>Page</u>
3-1	Flowchart 1 .....	3-10
3-2	SPD1 .....	3-11
3-3	Flowchart 2 .....	3-11
3-4	SPD2 .....	3-12
4-1	Scale Generation Diagram .....	4-1
5-1	A/D Conversion Diagram .....	5-1
5-2	A/D Conversion Timing Chart .....	5-2
6-1	Analog Key Diagram .....	6-1
7-1	Communication Diagram with EPROM .....	7-1
8-1	SBI Communication Diagram .....	8-1
8-2	Address, Command, and Data Transter Formats .....	8-2
8-3	$\overline{\text{ACK}}$ When Error Occurred .....	8-4
10-1	LED and Key Diagram .....	10-1
10-2	LED Display Patterns .....	10-2
B-1	Circuit Diagram .....	A-43

# CONTENTS OF TABLES

<u>Table No.</u>	<u>Title</u>	<u>Page</u>
2-1	Structured Assembler Control Statements .....	2-4
2-2	Structred Assembler Operators .....	2-5
2-3	Structred Assembler Pseudo Instructions .....	2-5
3-1	SPD and Flowchart .....	3-13
4-1	Scale Frequencies .....	4-2
4-2	Scale Data and Output Scale .....	4-2
5-1	Correspondence between ACHN_P and Analog Channels ....	5-2
6-1	Correspondence between Analog Key and Stored Data ....	6-2
6-2	Correspondence between Analog Key and A/D Conversion Value .....	6-2
9-1	SIN_P Data and Notation .....	9-1
10-1	Correspondence between Keys and Memory Bits .....	10-2
B-1	Correspondence between Keys and Modes .....	A-24
B-2	Correspondence between Keys and Scale and Display Data .....	A-25
B-3	Correspondence between Keys and Input Data .....	A-27
B-4	Correspondence between Keys and Analog Channels .....	A-30
B-5	Slave CPU Command List .....	A-32
B-6	Correspondence between Keys and Input Data .....	A-33
B-7	Correspondence between Key and Data .....	A-36
B-8	Correspondence between Keys and Display Data .....	A-38
B-9	Correspondence between Analog Keys and Display Data .....	A-40
B-10	Correspondence between Display Data and Scale .....	A-27



**Phase-out/Discontinued**

## CHAPTER 1 GERNERAL DESCRIPTION

When larger memory space can be used as microprocessor performance improves, various requests are also made for built-in programs.

Consequently, programs become large-scaled and complicated; the number of steps required for program development continues to increase. Program development in the conventional assembly language requires a great number of steps as compared with the high-level languages. In addition, it is difficult to develop programs by a group, reuse once prepared programs, etc. For these reasons, built-in program development is oriented for the high-level languages gradually.

However, a compiler is bad in object efficiency as compared with assembler, and is not practical in the 4-bit world. If a high-level language debugger does not exist, it is difficult to debug programs and peripheral function handling instructions that single-chip microcomputers feature cannot be described. If language specifications to enable peripheral function handling instruction description are adopted, easy portability, one of high-level language features must be sacrificed.

Then, "structured assembly language" which lies between the assembly language and high-level language has been proposed.

The Application Note is prepared for you to develop programs using the Structured Assembler Preprocessor (ST75X) for uCOM-75X family development attached to the RA75X assembler package. It explains the program development method in the structured assembly language by taking programs using the uPD75516 as examples.

The uPD75516 is a 4-bit single chip microcomputer which has features of internal A/D converter, high-speed processing, and a large number of I/O lines adopting the uCOM-75X family architecture.

The uPD75516 has the following features:

- . 16K-byte ROM and 512 x 4-bit RAM
- . 8 x 4-bit x 4-bank general purpose registers
- . High-speed operation: Minimum instruction execution time 0.95 us (during 4.19-MHz operation)
- . 64 I/O lines
- . Internal A/D converter
- . Internal timer pulse generator
- . Four channels of timers
- . Nine interrupt sources
- . Efficient instruction set which enables 1-, 4-, and 8-bit data handling.
- . Very low power watch operation in standby mode (subsystem clock operation)

## CHAPTER 2 STRUCTURED ASSEMBLER PREPROCESSOR OUTLINE

### 2.1 What is Structrued Assembler?

The structured assembly language is used for structured programming using control statements such as if and for.

The structured assembly language has the following three features:


- (1) Program can be written easily.
  - . Label name for a branch need not be considered
  - . Transfer instruction which is very descriptive can be described with symbols.
- (2) Program can be read easily.
  - . Program structure is cleared.
  - . Operation or transfer between memory and register can be described in one statement
  - . Programs written by other persons are read easlily.
  - . Program maintenance (modification) is facilitated.
- (3) Easy desk debug.

### 2.2 ST75X Outline

One of the ST75X unique features is the preprocessor format which enables program size optimization processing.


2.2.1 ST75X Processing flow

Structured assembler processing flow is shown below:



The processing flows when the structured assembler and macros are used at the same time are shown below:

- ① Structured assembler → macro      ② Macro → structured assembler



Execute the programs in the Application Note in flow ① .

## 2.2.2 Control Statements

Table 2-1 lists the control statements that can be used with ST75X. (For details, see ST75X UM Chapter 3.)

Table 2-1 Structured Assembler Control Statements

	Control statement	
if statement	if [elseif] [else] endif	if_bit [elseif_bit] [else] endif
switch statement	swich case [default] ends	
for statement	for next	
while statement	while endw	while_bit endw
until statement	repeat until	repeat until_bit
goto statement	goto	
Other statements	break	
	continue	

### 2.2.3 Operators

Table 2-2 lists the operators that can be used with ST75X. (For details, see ST75X UM 2.4.)

Table 2-2 Structured Assembler Operators

Operator type	Operator
Assignment	= , += , -= , &= ,  = , ^=
Increment and decrement	++ , --
Exchange	< - >
Comparison	== , != , < , > , >= , <=
Logical Relational	&& ,

### 2.2.4 Pseudo Instructions

Table 2.3 lists the pseudo instructions that can be used with ST75X. (For details, see ST75X UM Chapter 4.)

Table 2-3 Structured Assembler Pseude Instructions

Pseudo instruction type	Pseudo_instruction
Identifier definition	#define
Conditional processing	#ifdef #else #endif
Include	#include
GETI replacement	#defgeti #endgeti



**Phase-out/Discontinued**

## CHAPTER 3 CONSIDERATIONS ON USE OF STRUCTURED ASSEMBLER

### 3.1 Considerations on Program Description

If a structured assembler program is described by considering the description positions so that an assembly list used in machine debug is made visible, a visible assembly list is prepared and the debug efficiency is improved.

If a program is described in deep nesting without considering the structured assembler description position, structured statement and assembler mnemonics and comment statements are output out of position on the assembly list, as shown in Example 1.

Example 1: Illegible assembly list example

. Source list

Assembly language is described in the second tab.

```

; SOUND:
CLR1    IETO                                ; Disable INTTO
CLR1    MBK                                interrupt
CLR1    PORT2.0
;
    if( SOUND_D!=#0 ) (A)                    ; Scale data?
        X=#0
        A=SOUND_D
        MOV'  XA,@'CXA                        ; Store timer pulse
        TMODE=XA                            data
        TMO=#011111100B (XA)                ; Set timer
        SET1  TOKO                            ; Enable pulse output
    else
        CLR1  TOKO                            ; Disable pulse
    endif                                    output
;
RET
;
END

```

The structured assembly language and assembly language are mixed; this list is not visible.

. Assembly list

Assembler mnemonics  
are output at different  
positions (not visible).

25 0010		SOUND:			
26 0010	9C9C		CLR1	IFTO	; Disable INTTO
27 0012	9C90		CLR1	MBK	interrupt
28 0014	9CC2		CLR1	PORT2.0	
29					
30					
31 0016	A34F			if( SOUND.D!=#0 ) (A)	; Scale data?
32 0018	9A00				MOV A,SOUND.D
33 001A	01				SKK A,#0
34 001B	0E				BR ??1
35 001C					BR ??2
36				X=#0	
37 001C	9A09				MOV X,#0
38				A=SOUND.D	
39 001E	A34F				MOV A,SOUND.D
40 0020	D0			MOVX A,@PCXA	;Store timer pulse
41				TMOD0=XA	MOV TMOD0,XA data
42 0021	92A6				; Set timer
43				TM0=#0111100B (XA)	MOV XA,#0111100B
44 0023	897C				MOV TM0,XA
45 0025	92A0				; Enable pulse output
46 0027	B5A2			SET1 TOR0	
47				else	BR ??3
48 0029	02				
49 002A					
50 002A	B4A2			CLR1 TOR0	; Disable pulse out-
51					put
52 002C				endif	
53					
54 002C	KE			RET	
55					
56				END	

The structured assembly language and assembly language are  
mixed; this list is not visible.

In contrast, the assembly list of a program described in shallow  
nesting by considering the description position is made visible  
as shown in Example 2.

## Example 2: Visible assembly list example

### . Source list

4-column space

```

: SOUND:
CLR1 IETO ;CLR1 IETO ;Disable INTTO
CLR1 MBK ;CLR1 MBK interrupt
CLR1 PORT2.0 ;CLR1 PORT2.0
:
: if ( SOUND D!=#0 ) (A) ;Scale data?
: X=#0
: A=SOUND D
: MOVT XA,@PCXA ;MOVT XA,@PCXA ;Store timer pulse
: TMO=XA data
: TMO=#7CH (XA) ;SETI TOKO ;Set timer
: SETI TOKO ;Enable pulse out-
: else CLR1 TOKO ;CLR1 TOKO put
: endif ;Disable pulse
: RET output
:
: END

```

Description nesting is shallow.

Assembler mnemonics are described as a comment starting at the fifth tab.

### . Assembly list

	(A)	(B)	(C)
25	:	:	:
26 0010	SOUND:	:	:
27 0010 9C9C	CLR1 IETO	;CLR1 IETO	;Disable INTTO
28 0012 9C90	CLR1 MBK	;CLR1 MBK	interrupt
29 0014 9CC2	CLR1 PORT2.0	;CLR1 PORT2.0	
30	:	:	:
31	: if ( SOUND D!=#0 ) (A)	:	;Scale data?
32 0016 A34F	: X=#0	MOV A,SOUND D	
33 0018 9A00	: A=SOUND D	SKK A,#0	
34 001A 01	:	DR ??1	
35 001B 0E	:	DR ??2	
36 001C	:	??1:	
37	:	MOV X,#0	
38 001C 9A09	: X=#0	:	
39	: A=SOUND D	MOV A,SOUND D	
40 001E A34F	: MOVT XA,@PCXA	;MOVT XA,@PCXA	; Store timer
41 0020 D0	: TMO=XA	:	pulse data
42	: TMO=#7CH (XA)	MOV TMO,XA	; Set timer
43 0021 92A6	:	MOV XA,#7CH	
44	:	MOV TMO,XA	
45 0023 897C	SETI TOKO	;SETI TOKO	; Enable pulse
46 0025 92A0	:else	DR ??3	output
47 0027 B5A2	:	??2:	
48	CLR1 TOKO	;CLR1 TOKO	; Disable pulse
49 0029 02	:endif	:	output
50 002A B4A2	:	??3:	
51 002C	:	:	
52	RET	:	
53 002C EE	:	:	
54	:	:	
55 002C EE	:	:	
56	:	:	
57	END	:	

Output to the same position as the assembler mnemonics.

On the assembly list, tab count is specified as an option in conversion by the structured assembler preprocessor (-WT4, 5, 6).

The ST75X start method is as follows:

<Start method>

A > ST75X file name -WT4, 5, 6
--------------------------------

Structured statements as comment statements, assembler mnemonics (containing mnemonics as comment statements), and comment statements are output to positions A , B , and C of the assembly list respectively. The assembly list becomes visible.

## 3.2 Structured Assembler and Macro Instructions

As described above, if a program is described by considering the description positions, its assembly list becomes visible. It can be furthermore made visible by using macro instructions.

An example of adding macro instruction to the program shown above is given below:

Example 3:

. Source list

```

;-----
?TABLE MACRO P1,P2                                ; Store P2 Table data in P1
                                MOV    XA,P2
                                MOV    P1,XA
                                ENDM
;
?SET    MACRO P1                                ; SET1 instruction
                                SET1   P1
                                ENDM
;
?CLR    MACRO P1                                ; CLR1 instruction
                                CLR1   P1
                                ENDM
;-----

```

Description with 5-tab space

```

;
SOUND:
?CLR    IETO                                ;Disable INTTO interrupt
?CLR    MBIE
?CLR    PORT2.0
;
; If ( SOUND_D!=#0 ) (A)                        ;Scale data?
X=#0
A=SOUND.D
?TABLE  TMO00,@PCXA                        ;Store timer pulse data
TMO=#01111100B (XA)                        ;Set timer
?SET    TOPO                                ;Enable pulse output
else
?CLR    TOKO                                ;Disable pulse output
endif
;
RET
;
END

```



### 3.3 Use of Switch Statement

The structured assembler switch statement can be used as described below:

(1) When break statement is used

```
switch (condition)
  case 1:      Process 1
               break
  case 2:      Process 2
               break
  case 3:      Process 3
               break
  case 4:      Process 4
endsw
```

If the condition is 2, process 2 only is executed and the switch statement is exited.

(2) When break statement is not used

```
switch (condition)
  case 1:      Process 1
               A = #2
  case 2:      Process 2
               A = #3
  case 3:      Process 3
               break
  case 4:      Process 4
endsw
```

In this example, processing is performed depending on the condition as follows:

- . Condition = 1: Process 1 → process 2 → process 3
- . Condition = 2: Process 2 → process 3
- . Condition = 3: Process 3
- . Condition = 4: Process 4



A value is set in the A register because the A register value for actual condition decision at the assembler mnemonic level must be changed to the next condition.

Thus, the programming efficiency can be improved by using the switch statement.

### 3.4 Use of while Statment

If forever is used for the structured assembler while statement condition and the while statement is existed by a skip instruction, the programming efficiency can be improved.

```
while (forever)
    Process 1
    HL++
```

```
endw
```

In this example, when process 1 and HL register increment are repeated and HL register increment generates a carry, the while statement is exited. If the while statement is used in such a manner, the number of branch instructions output by the structured assembler preprocessor is reduced and the programming efficiency is improved.

Example:

```

;.....
;          MAIN PROGRAM
;.....
;          VENT0   MBE-0,RBE-1,START
;
; START  CSEG      INBLOCK
;
;          SEL      RB1
;          SP-#0 (XA)
;          PCC-#3 (A)
;
;          HL-#20H      ;RAM CLEAR (20H-0FFH)
;          A-#0
;          while(forever)
;              @HL-A
;              HL++
;          endw
;
;          SET1      MBE
;          SEL      MB1
;          while(forever) ;RAM CLEAR (100H-1FFH)
;              @HL-A
;              HL++
;          endw
;

```

### 3.5 Program Design Method Using SPD

#### 3.5.1 What is SPD?

SPD is short for Structured Programming Diagram which is a design description technique for structured programming proposed by NEC.

IBM HIPO, HITACHI PAD, NTT HCP, etc., are based on similar concept to SPD.

#### 3.5.2 SPD merits

SPD can be managed as a file with a wordprocessor. Thus, the design can be updated easily.

Next, flowcharts and the SPD program design method are described by taking a 1000-yen note exchange machine as an example.

Now, let's design exchange processing of a 1000-yen note into 10 100-yen coins. Fig. 3-1 shows flowchart.

Fig. 3-1 Flowchart 1





Fig. 3-2 SPD1



Now, let's add a new function to the exchange machine to enable the user to select by pressing a given button as follows:

- . Button 1: 10 100-yen coins
- . Button 2: Five 100-yen coins and a 500-yen coin
- . Button 3: Two 500-yen coins

Fig. 3-3 and 3-4 show flowchart and SPD of the program design.

Fig. 3-3 Flowchart 2





Fig. 3-4 SPD2



In this example, if the program is designed with flowchart, Figs. 3-1 to 3-3 are used. However, since button selection processing is added, the shaded portion of Fig. 3-3 must be all rewritten.

However, when the program is designed with SPD, if Fig. 3-2 is predescribed with a wordprocessor, Fig. 3-4 can be easily obtained by describing only the added function with the wordprocessor insertion function.

Thus, program design which is software design basis can be made easily and precisely by using SPD.

Program design errors and bugs can also be reduced.

### 3.5.3 SPD and flowchart

Table 3-1 lists the correspondence between SPD description and flowchart description.

Table 3-1 SPD and Flowchart















	SPD symbols	Flowchart symbols
Serial processing		
Binary selection		
Multiple selection		
Loop		
Loop		

Table 3-1 SPD and Flowchart (Cont'd)

	SPD symbols	Flowchart symbols
Conne- ctor		
Internal call		


## CHAPTER 4 SCALE GENERATION PROGRAM

### 4.1 Explanation of Program

A program example is given which outputs scale to the external by using the TPO0 pin (T0 (timer/event counter 0) output).

#### 4.1.1 Program outline

Fig. 4-1 Scale Generation Diagram



The output frequency from the P20/PTO0 pin is determined by the CP (count pulse) determined by TM0 (timer/event counter 0 mode register) and the value set in the TMOD0 (modulo register). Table 4-1 lists the values to be set in TMOD0 for the scale and frequency errors for the scale frequencies when  $f_x/2^4$  ( $f_{CP} = 262 \text{ kHz}$  at  $f_x = 4.194304 \text{ MHz}$ ) is selected for the CP.

Remarks:  $f_x$ : Main system clock frequency  
 $f_{CP}$ : Count pulse frequency



Table 4-1 Scale Frequencies

Scale	Frequency (Hz)	Value set in modulo register (H)	Output from TPO0 pin	
			Frequency (Hz)	Error (%)
Do C	523.25	FA	522.20	-0.20
C <sup>#</sup> , D <sup>b</sup>	554.37	EB	555.39	0.18
Re D	587.33	DE	587.77	0.08
D <sup>#</sup> , E <sup>b</sup>	622.26	D3	618.26	-0.64
Mi E	659.25	C7	655.36	-0.59
Fa F	698.46	BC	693.50	-0.71
F <sup>#</sup> , G <sup>b</sup>	739.98	B1	736.36	-0.49
So G	783.98	A6	780.19	-0.48
G <sup>#</sup> , A <sup>b</sup>	830.61	9E	824.35	-0.75
Ra A	880	94	879.67	-0.04
A <sup>#</sup> , B <sup>b</sup>	932.33	8C	929.58	-0.29
Si B	987.77	84	985.50	-0.23
Do C	1046.5	7C	1048.57	0.20
C <sup>#</sup> , D <sup>b</sup>	1108.74	75	1110.78	0.18
Re D	1174.66	6F	1170.29	-0.37

When the scale generation program is called as a subroutine, it generates scale corresponding to data in the scale data area (SOUND\_D).

When the data is 0, output stops. Table 4-2 lists the scale corresponding to data 1H-FH.

The once output scale continues until the next subroutine call is made.

Table 4-2 Scale Data and Output Scale

Data	0	1	2	3	4	5	6	7
Scale	-	Do	Do <sup>#</sup>	Re	Re <sup>#</sup>	Mi	Fa	Fa <sup>#</sup>
Data	8	9	A	B	C	D	E	F
Scale	So	So <sup>#</sup>	Ra	Ra <sup>#</sup>	Si	Do	Do <sup>#</sup>	Re

#### 4.1.2 Explanation of structured assembler

The program inputs timer pulse data from scale data by using the following data table:

Data table			
SOUTBL	CSEG	PAGE	; Timer pulse data table
	DB	0	; Rest
	DB	0FAH	; Do
	DB	0EBH	; Do#
	DB	0DEH	; Re
	DB	0D3H	; Re#
	DB	0C7H	; Mi
	DB	0BCH	; Fa
	DB	0B1H	; Fa#
	DB	0A6H	; So
	DB	9EH	; So#
	DB	94H	; La
	DB	8CH	; La#
	DB	84H	; Si
	DB	7CH	; Do
	DB	75H	; Do#
	DB	6FH	; Re#

Although the switch statement can also be used with the structured assembler, the programming efficiency is not good if the switch statement is used when a large number of data pieces are processed.

Switch statement description example			
switch (SOUND_D)			
case 0:			; Rest
	XA=#0		
	break		
case 1:			; Do
	XA=#0FAH		
	break		
:			
case E:			; Do#
	XA=#75H		
	break		
case F:			; Re#
	XA=#6FH		
ends			
TMOD0=XA			; Store in modulo register

### 4.1.3 Explanation of macro instructions

The following three macro instructions are used:

- . ?TABLE: Table data is read by executing a table look-up instruction and stored in TMOD0.
- . ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.

Since the assembler mnemonics must be directly described for the SET1 and CLR1 instructions, the ?SET and ?CLR macro instructions are used for description. (See 3.2.)

### 4.1.4 Explanation of package

<Public declaration symbols>

SOUND\_D

<Registers>

. Bank: RBE x RBS . Register: XA

<RAM area>

Address	Name	Use	Initial value
4FH	SOUND_D	Scale data area	—

<Nesting>

One level (4 x 4-bit stack area)

<Hardware>

- . Port: Port 2.0 (PT00 output pin)
- . T0 (timer/event counter 0)

<Initialization>

PCC ← 3H


Port 2 ← output mode

<Start method>

Call SOUND.

## 4.2 SPD

SOUND (subroutine)



## 4.3 Program Example

### SOUND (subroutine)

```

-----
PUBLIC SOUND
-----

?TABLE MACRO P1,P2                                : Store P2 table data in P1
MOV     XA,P2
MOV     P1,XA
ENDM

?SETI   MACRO P1                                   : SETI instruction
SETI    P1
ENDM

?CLR    MACRO P1                                   : CLRI instruction
CLRI    P1
ENDM
-----

SOUND_D DSEG 0 AT 4FH                               : Scale data area
DS      1H

SOUTH.  CSEG PAGE                                  : Timer pulse data table
DB      0                                           : Rest
DB      0FAH                                       : Do
DB      0EBH                                       : Do#
DB      0DEH                                       : Re
DB      0D3H                                       : Re#
DB      0C7H                                       : Mi
DB      0BCH                                       : Fa
DB      0B1H                                       : Fa#
DB      0A6H                                       : So
DB      9EH                                        : So#
DB      94H                                        : La
DB      8CH                                        : La#
DB      84H                                        : Si
DB      7CH                                        : Do
DB      75H                                        : Do#
DB      6FH                                        : Re

SOUND:
?CLR    IETO                                       : Disable INTTO interrupt
?CLR    MBE
?CLR    PORT2.0

IF ( SOUND_D1=#0 ) (A)                             : Scale data?
X=#0
A=SOUND_D
?TABLE TMO0,0PCXA                                  : Store timer pulse data
TMO=#01111100B (XA)                               : Set timer
?SET    TOEO                                       : Enable pulse output
else
?CLR    TOEO                                       : Disable pulse output
endif

RET

END

```

Assembly list is given in A.1.

**Phase-out/Discontinued**


## CHAPTER 5 A/D CONVERSION PROGRAM

### 5.1 Explanation of Program

A program example is given which stores the conversion result in a data area by using the  $\mu$ PD75516 8-bit precision A/D converter which has eight analog input channels.

#### 5.1.1 Program outline

Fig. 5-1 A/D Conversion Diagram



The analog input signal to be converted into digital from is selected by setting ADM (A/D conversion mode register) bits 6 to 4.

The example program uses AN0-AN3 (analog channels 0-3). Analog channel is selected by setting data in the analog channel pointer (ACHN\_P).

Table 5-1 Lists the Correspondence between ACHN\_P data and the analog channels.



Table 5-1 Correspondence between ACHN\_P and Analog Channels


ACHN_P	Analog channel
0	AN0
1	AN1
2	AN2
3	AN3

A/D conversion is started by setting SOC (AMD bit 3) to 1.

After set, the SOC bit is automatically reset to 0. The A/D conversion is executed by the hardware (successive approximation) and the 8-bit data of the conversion result is stored in the SA register. When the A/D conversion terminates, EOC (ADM bit 2) is set to 1.

Fig. 5-2 shows A/D conversion timing chart.

Fig. 5-2 A/D Conversion Timing Chart



### 5.1.2 Explanation of structured assembler

The program makes an infinite loop by using forever for the while statement condition and waits until EOC is set to 1 after communication terminates. When EOC is set to 1, the program performs processing and exits the while loop when break appears.

```
----- While loop 1 -----  
while (forever)  
    if_bit (EOC)  
        ?STORE    ADM, ACHN_P, #8  
        break  
    endif  
endw
```

This can also be described as follows:

```
----- While loop 2 -----  
while_bit (!EOC)  
endw  
?STORE    ADM, ACHN_P, #8
```

### 5.1.3 Explanation of macro instructions

The following three macro instructions are used:

- . ?STORE: ANDs the ACHN\_P value with 7 and checks to see if erroneous data is entered in ADM, then sets in the high-order bits of ADM and 8 in the low-order bits.
- . ?WAIT: Waits for four machine cycles from A/D conversion start to EOC reset.
- . ?CLR: Is converted into a CLR1 instruction.

#### 5.1.4 Explanation of package

##### <Public declaration symbols>

ADCNV\_D

##### <Registers>

. Bank: RBE x RBS . Register: XA

##### <RAM area>

Address	Name	Use	Initial value
47H	ACHN_P	Analog channel pointer	—
48H-49H	ACONV_D	A/D conversion data area	—

##### <Nesting>

One level (4 x 4-bit stack area)

##### <Hardware>

. Port: AN0, AN1, AN2, AN3  
. A/D converter

##### <Initialization>


PCC ← 3H

##### <Start method>

call ADCNV.

5.2 SPD

ADCONV (subroutine)



### 5.3 Program Example

#### ADCNV (subroutine)

```

-----
PUBLIC ACONV_D
-----

?STORE MACRO P1,P2,P3                                : Store P3 and (P2 and 7) in P1
                                                    MOV    A,P2
                                                    AND    A,#7
                                                    MOV    X,P3
                                                    XCH    A,X
                                                    MOV    P1,XA
ENDM

?WAIT MACRO
                                                    NOP
                                                    NOP
                                                    NOP
                                                    NOP
ENDM

?CLR MACRO P1
                                                    CLRI    P1
ENDM
-----

ACHN_P DSEG 0 AT 47H                                : Analog channel pointer
DS 1
ACONV_D:DS 2                                          : A/D conversion data area

ADCNV CSEG INBLOCK

?CLR MBE

while(forever)
    if_bit(EOC)                                       : Does conversion terminate?
        ?STORE ADM,ACHN_P,#8                         : Set data and start conversion
        break
    endif
endw

?WAIT

while(forever)
    if_bit(EOC)                                       : Does conversion terminate?
        ACONV_D=SA (XA)                             : Store conversion result data
        break
    endif
endw

RET

END

```

Assembly list is given in A.2.


## CHAPTER 6 ANALOG KEY INPUT PROGRAM

### 6.1 Explanation of Program

A program example is given which stores analog key input data in a data area by using A/D converter.

#### 6.1.1 Program outline

Fig. 6-1 Analog Key Diagram



The example program uses AN4 (analog channel 4). There are 16 analog keys. Key input is enabled when a match is found 10 times (about 20 ms) by interrupt for chattering. If key data changes, the key change flag (AKCHA\_F) is set.

Table 6-1 lists the correspondence between the analog keys and data stored in the key data area (AKEY\_D).

Table 6-1 Correspondence between Analog Keys and Stored Data

Analog key	AS1	AS2	AS3	AS4	AS5	AS6	AS7	AS8
Stored data [H]	0	1	2	3	4	5	6	7
Analog key	AS9	AS10	AS11	AS12	AS13	AS14	AS15	AS16
Stored data [H]	8	9	A	B	C	D	E	F

Table 6-2 lists the A/D conversion values when analog keys AS1-AS16 are pressed although a slight error is contained.

Table 6-2 Correspondence between Analog Keys and A/D Conversion Value

Analog key	AS1	AS2	AS3	AS4	AS5	AS6	AS7	AS8
Conversion value	00H	10H	20H	30H	40H	50H	60H	70H
Analog key	AS9	AS10	AS11	AS12	AS13	AS14	AS15	AS16
Conversion value	80H	90H	A0H	B0H	C0H	D0H	E0H	F0H

### 6.1.2 Explanation of structured assembler

Here, a given A/D conversion value is converted into key data of 0H-FH as described below:

#### Conversion of A/D conversion value to key data

```
A<->X      ; The high-order part and low-order part of A/D
              conversion value in XA register are exchanged.

BC = XA      ; The resultant value is set in BC register.

A<->X      ; The A/D conversion value is restored.

B=#0        ; The high-order part of BC register (low-order
              part of the A/D conversion value) is restored
              to 0.

?CMPHL      ; The low-order bits of the A/D conversion value
              are set in the address addressed by HL register.

if(@HL>#7C) (A) ; If the low-order bit value of the A/D
              conversion value is greater than 7,
      BC++    ; The BC register value is incremented.

      NOP
endif        ; The BC register value is incremented.
```

### 6.1.3 Explanation of macro instructions

The following three macro instructions are used:

- . ?CMPHL: Sets work area (WORK\_W) address in the HL register and stores A register data in WORK\_W.

If relational operator ">" is used in a conditional expression, a comparison between the A register and @HL can only be made in 4-bit data comparison. The ?CMPHL instruction is used to set comparison data in @HL.

- . ?SET: Is converted into a SETI instruction.
- . ?CLR: Is converted into a CLRI instruction.



#### 6.1.4 Explanation of package

##### <Public declaration symbols>

AKCHA\_F

##### <Registers>

. Bank: REB x RBS . Registers: XA, HL, BC

##### <RAM area>

Address	Name	Use	Initial value
40H-41H	AKEY_D	Key data area	—
42H-43H	AKEY_W	Chattering work area	—
44H.0	AKCHA_F	Key change flag	0
44H.1	ACHCT_F	Chattering count flag	0
45H	ACH_C	Chattering counter	0
46H	CMP_W	Work area	—

##### <Nesting>

One level (6 x 4-bit stack area)

##### <Hardware>

- . Port: AN4
- . A/D converter
- . BT (basic interval timer)

##### <Interrupts>

- . INTBT

##### <Initialization>


- . PCC ← 3H
- . BT (interval = 1.95 ms)
- . ADM (analog channel 4)
- . INTBT enable

<Start method>

- . Call ANKEY by making an INTBT interrupt.

## 6.2 SPD

### ANKEY (subroutine)



## 6.3 Program Example

### ANKEY (subroutine)

```

-----
PUBLIC AKCHA_F
-----

AKKEY_D DSEG 0 AT 40H          : Analog key data area
DS 2                          :
AKKEY_W: DS 2                  : Analog key work area
AKFLG: DS 1                    : Analog flag area
ACH_C: DS 1                    : Analog chattering counter
CMP_W: DS 1                    : Analog chattering counter

AKCHA_F EQU AKFLG.0           : Work area
ACHCT_F EQU AKFLG.1           : Analog key change flag
                                : Analog chattering count flag
-----

?CMPHL MACRO                  : Store comparison data in HL
                                MOV HL, #CMP_W
                                MOV #HL, A
                                ENDM

?SET MACRO PI                  : SETI instruction
                                SETI PI
                                ENDM

?CLR MACRO PI                  : CLRI instruction
                                CLRI PI
                                ENDM
-----

ANKEY CSEG INBLOCK

while_bit(!EOC)                : Does conversion terminate?
endw

XA=SA                           : Store conversion data
BC=XA
?SET SOC                        : Start the next conversion
A<->X                           : Correct key data
BC=XA
A<->X
B=80
?CMPHL

IF(0HL>?T) (A)
    BC++
    NOP
endif
IF(AKEY_W1=BC) (XA)             : Is data changed?
    AKEY_W=BC (XA)              : Set new data
    ACH_C=#(0FH-10) (A)         : Set chattering counter
    ?SET ACHCT_F
else
    if_bit(ACHCT_F)
        IF(ACH_C1=#0FH) (A)     : Increment counter
            ACH_C++
        else
            ?CLR ACHCT_F         : Terminate count
            HL=#AKKEY_D
            IF(AKEY_W1=0HL) (XA)
                ?SET AKCHA_F     : Set key change flag
            endif
            XA=AKKEY_W
            0HL=XA
        endif
    endif
endif

RET
END

```

Assembly list is given in A.3.

**Phase-out/Discontinued**


## CHAPTER 7 COMMUNICATION PROGRAM WITH EEPROM

### 7.1 Explanation of Program

A program example is given which communicates with EEPROM by using the serial interface (channel 0).

#### 7.1.1 Program outline

Fig. 7-1 Communication Diagram with EPROM



uPD6252 is used for EPROM. It is 2048-bit (256-word x 8-bit) electrically erasable programmable nonvolatile memory.

Write operation and read operation can be performed on 2-line or 3-line serial bus interface. The example program uses the 3-line serial I/O mode.

The uPD75516 operates in the 2-line serial I/O mode and P21 is used for the CS pin.

The uPD75516 2-line serial I/O mode has the following features:

- . The two lines of  $\overline{\text{SCK0}}$  (serial clock) and SB0/SB1 (serial data bus) can be used for communication.
- . The uPD75516 can communicate with a number of devices by software which handles the output levels to the two lines. It can also deal with any desired communication format.

(1) Start bit issuing

To start data transfer, the low-to-high transition of the CS pin (P21) is made when the SCL pin is high.

(2) Command transmission

After the CS pin is turned on, the uPD75516 transmits an 8-bit command.

SDA: Data input

SCL: Serial clock input

Serial data is read on the serial clock rising edge. Transfer is started when data is written into SIO0. FFH is written for reception.

(a) Write

Write is executed after the RANDOM WRITE command  
MSB  
[00000000B] is transmitted.

an 8-bit word address is input from the SDA pin, then write data is input in 8-bit units.

The WB (WRITE BUSY) state is entered during the write and SDA pin output goes high. In the WB state, every command input becomes invalid and data transfer is stopped.

(b) Read

Read is executed after the RANDOM READ command  
MSB  
[11000000B] is transmitted.

When a word address is input from the SDA pin, the contents of the memory addressed by the word address are

transferred to the read buffer and can be read through the SDA pin.

After the data read terminates, the high-to-low transition of the CS pin is made.

### (3) Stop bit issuing

To terminate the data transfer, the high-to-low transition of the CS pin is made when the SCL pin is high. In the WRITE mode, the transferred data is not written into the memory unless stop bit is issued.

The program writes and reads data as described below:

#### o Write

When the read/write flag (E2RW\_F) is set to 1 and the program is called, the program writes the data set in the 8-bit write data area (E2WD\_D) into the address set in the 8-bit write address area (E2WA\_D).

#### o Read

When E2RW\_F is reset to 1 and the program is called, the program reads the data at the address set in the 8-bit read address area (E2RA\_D) and stores it in the 8-bit read data area (E2RD\_D).



### 7.1.2 Explanation of structured assembler

After command transmission, WB signal reception is checked as follows:

```

      WB signal reception check
HL=#0          ; Comparison data 0 is set in HL register.
if (SIO0==HL) (XA) ; If the SIO0 value is 0, it indicates the
                  ; WB signal.
    ?SIO2      E2RA_D ; Read address is transmitted.
    ?SIO2      #0FFH ; Read data is received.
E2RD_D = SIO0 (XA) ; Read data is stored.
    ?CLR       CS_0  ; Communication termination.
    break      ; While loop is existed.
endif
```

The value to be compared in the conditional expression, 0 is set in the HL register before the if statement because the statement if (SIO0 = #0) (XA) cannot be described.

SIOSUB communication processing is performed as follows:

```

      SIOSUB communication processing
SIOSUB:
    XIO0=XA          ; When send data is set in SIO0,
                    ; communication starts.
    repeat
    until_bit (IRQCSI0) ; Wait until IRQCSI0 is set.
    ?CLR      IRQCSI0   ; IRQCSI0 is reset.
    RET
```

### 7.1.3. Explanation of macro instructions

The following three macro instructions are used:

- . ?SIO2: Sets send data in XA register and calls SIOSUB.
- . ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.

### 7.1.4 Explanation of package

<Public declaration symbols>

E2WD\_D, E2RA\_D, E2RD\_D, E2RW\_F

<Registers>

. Bank: RBE x RBS . Registers: XA. HL

<RAM area>

Address	Name	Use	Initial value
27H.3	E2RW_F	Read/write flag	—
30H-31H	E2WA_D	Write address area	—
32H-33H	E2WD_D	Write data area	—
34H-35H	E2RA_D	Read addrss area	—
36H-37H	E2RD_D	Read data area	—

<Nesting>

Two levels (8 x 4-bit stack area)

<Hardware>

- . Port: P01 ( $\overline{\text{SCK0}}$  pin)  
P03 (SIO/SB1 pin)  
P21
- . Serial interface (in 2-line serial I/O mode)

<Initialization>


- . PCC ← 3H
- . CSIM0 (serial operation mode register ← 9FH (2-line serial I/O mode)
- . RELT set (S00 latch set)

<Start method>


- . Call EEPROM.

## 7.2 SPD

### EEPROM (subroutine)



SIOSUB (subroutine)



## 7.3 Program Example

### (1) EEPROM (subroutine)

```

-----
PUBLIC E2WD_D, E2RA_D, E2RD_D, E2RW_F
-----

E2WA_D DSEG 0 AT 30H           : Write address area
DS 2                             : Write data area
E2WD_D DS 2                     : Read address area
E2RA_D DS 2                     : Read data area
E2RD_D DS 2                     : Read/write flag
E2RW_F EQU 27H.3               : CS for uPD6252
CS_0 EQU PORT2.1

-----

?SIO2 MACRO P1                  : Transfer data P1
MOV    AA, P1
CALLF  ISIOSUB
ENDM

?SET MACRO P1                   : SETI instruction
SETI   P1
ENDM

?CLR MACRO P1                   : CLRI instruction
CLRI   P1
ENDM

-----

EEPROM CSEG INBLOCK

if_bit(E2RW_F)

while(forever)                  : Read mode
?CLR M0F
?SET CS_0                       : Start communication
?SIO2 #0C0H                     : Transmit random read command
?SIO2 #0FFH                     : Receive WB flag
HL=#0

if(S100==HL) (XA)               : BUSY?
?SIO2 E2RA_D                   : Transmit read address
?SIO2 #0FFH                   : Receive read data
E2RD_D=S100 (XA)               : Store read data
?CLR CS_0
break
endif

?CLR CS_0
endw

else
while(forever)                  : Write mode
?CLR M0F
?SET CS_0                       : Start communication
?SIO2 #0                         : Transmit random write command
?SIO2 #0FFH                     : Receive WB flag
HL=#0

if(S100==HL) (XA)               : Transmit write address
?SIO2 E2WA_D                   : Transmit write data
?SIO2 E2WD_D
?CLR CS_0
break
endif

?CLR CS_0
endw

endif

RET

```

(2) SIOSUB (subroutine)

SIOSUB:	
SI00=XA	; Transfer data
repeat	
until_bit(IRQCS10)	; Wait for communication to terminate
?CLR IRQCS10	
RET	
END	

Assembly list is given in A.4.


## CHAPTER 8 SBI COMMUNICATION PROGRAM

### 8.1 Explanation of Program

A program example is given for SBI communication with slave CPU by using the serial interface.

#### 8.1.1 Program outline

Fig. 8-1 SBI Communication Diagram



The example program performs SBI communication processing as follows:

#### (1) Address transmission

Data (0) is set in the communication code pointer (SBI\_P). An 8-bit address is set in the send data area (SBITR\_D). The program is called.

#### (2) Command transmission

Data (1) is set in SBI\_P. An 8-bit command is set in SBITR\_D. The program is called.



(3) Data transmission

Data (2) is set in SBI\_P. 8-bit data is set in SBITR\_D.  
The program is called.


(4) Data reception

Data (3) is set in SBI\_P and the program is called.


Fig. 8-2 shows the address, command, and data transfer formats.


Fig. 8-2 Address, Command, and Data Transfer Formats

(a) Address transfer




(b) Command transfer





Whether or not an error occurred in the slave CPU is judged depending on the acknowledge signal ( $\overline{ACK}$ ) returned by the slave CPU.

Fig. 8-3  $\overline{ACK}$  when an Error Occurred



After 8-bit data transfer is complete (INTCSI occurs), the master CPU checks the acknowledge signal ( $\overline{\text{ACK}}$ ) returned by the slave CPU.

If the slave CPU does not return the  $\overline{\text{ACK}}$  signal within a given time after transfer terminates, the master CPU decides that an error occurred in the slave CPU, and transmits dummy  $\overline{\text{ACK}}$  signal to the slave CPU. (See Fig. 8-3.)

The program counts the  $\overline{\text{ACK}}$  signal wait time based on the timer/event counter interval time. If the  $\overline{\text{ACK}}$  signal is not received from the slave CPU by the time the 16th INTT0 occurs after the transfer terminates, it is decided that an error occurred.

When an address, command, or data is transmitted, the same data is written into both SIO0 (shift register) and SVA (slave address register) for an error check when send data changes on the bus line.

#### 8.1.2 Explanation of structured assembler

The program performs signal output and data setting by using the switch statement. Address transmission, command transmission, data transmission, and data reception differ in signal output and data setting.

Signal output and data setting

```
switch(SBI_P)      ; SBI_P value is set in A register as
                    ; condition value
  case0:           ; If the SBI_P (A register) value is 0,
                    ;
    ?SET  CMDT     ; Command signal is output.
    ?SET  RELT     ; Bus release signal is output.
    A=#1          ; 1 is set in A register to proceed to
                    ; case1
  case1:           ; If the SBI_P (A register) value is 1,
                    ;
    ?SET  CMDT     ; Command signal is output.
    A=#2          ; 2 is set in A register to proceed to
                    ; case2
  case2:           ; If the SBI_P (A register) value is 2,
                    ;
    XA=SBTR_D      ; Send data is set.
    break         ; break causes the switch statement to be
                    ; exited.
  case3:           ; If the SBI_P (A register) value is 3,
                    ;
    XA=#0FFH       ; FFH is set for preparation for
                    ; reception.
ends
```

In the switch statement, if break is not described at the end of each case process, the next case decision is made. If the A register value (actual decision value) is changed at the time, another case process can be performed.

The INTT0 interrupt service routine (ACKWOP) performs over wait time error handling for ACK signal reception wait.

Over wait time handling

```
if (ACKW_C==#0FH) (A) ; If ACKW_F (ACK wait counter) is FH,  
  
    ACKW_C=#0 (A) ; ACKW_F is reset.  
  
    ?SET ACKT ; ACK signal is transmitted.  
  
    ?SET ERR_F ; ERR_F (error flag) is set.  
  
    ?CLR ACKW_F ; ACKW_F (ACK wait flag) is reset.  
  
    ?CLK BUSY_F ; BUSY_F (BUSY flag) is reset.  
  
else ; If ACKW_F is not FH,  
  
    ACKW_C++ ; ACKW_F is incremented.  
endif
```

This handling causes over wait time to occur when the 15th INTT0 interrupt occurs.

### 8.1.3 Explanation of macro instructions

The following two macro instructions are used:

- . ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.

#### 8.1.4 Explanation of package

##### <Public declaration symbols>

SBRE\_D, SBI\_P, and ERR\_F

##### <Registers>

. Bank: MBE x RBE . Register: XA  
 . Bank: 0 . Register: XA

##### <RAM area>

Address	Name	Use	Initial value
50H-51H	SBTR_D	Send data area	—
50H-53H	SBRE_D	Receive data area	—
54H	SBI_P	Communication code pointer	—
55H.0	ERR_F	Error flag	0
55H.1	BUSY_F	BUSY flag	0
55H.2	ACKW_F	ACK wait flag	0
56H	ACKW_C	ACK wait counter	0

##### <Nesting>

Two levels (8 x 4-bit stack area)

##### <Hardware>

. Port: P01 (SCK0 pin)  
           P02 (SB0/SO0 pin)  
 . Serial interface (SBI mode)  
 . T0 (timer/event counter 0)

##### <Interrupts>

INTCSIO, INTT0

<Initialization>

PCC ← 3H

POGA (PORT0 pull-up resistor setting)

CSIM0 ← 8BH (SBI mode, BUS = SB0)

TMOD0 ← 41H

TM0 ← 6AH (interval = 1 ms)

INTCSIO and INTT0 enable


<Start method>

Call SBITRN.




## 8.2 SPD


SBITRN (subroutine)



SBIO (INTCSI0 interrupt)



ACKWOP (INTT0 interrupt)



## 8.3 Program Example

### (1) SBITRN (subroutine)

```

-----
VENT4 MBE=0, RBE=0, SBIO
VENT5 MBE=0, RBE=0, ACKWOP

PUBLIC SBRE_D, SBI_P, ERR_F
-----

SBTR_D DSEG 0 AT 50H           ; Send data area
      DS 2
SBRE_D DS 2                   ; Receive data area
SBI_P DS 1                    ; Communication code pointer
SBIFLG DS 1                   ; SBI flag area
ACKW_C DS 1                   ; ACK wait counter

ERR_F EQU SBIFLG.0           ; Error flag
BUSY_F EQU SBIFLG.1          ; Busy flag
ACKW_F EQU SBIFLG.2          ; ACK wait flag

SBI_O EQU PORT0.2

SBITRN CSEG INBLOCK
-----

?CLR MACRO P1
      CLR P1                  ; CLRL instruction
ENDM

?SET MACRO P1
      SET P1                  ; SETL instruction
ENDM
-----

while(forever)
  if_bit(SBI_O)               ; Is bus busy?

    switch(SBI_P)
      case 0:
        ?SET CMDT             ; Output command signal
        ?SET RELT             ; Output bus release signal
        A=#1
      case 1:
        ?SET CMDT             ; Output command signal
        A=#2
      case 2:
        XA=SBTR_D             ; Set send data
        break
      case 3:
        XA=#0FFF              ; Prepare for data reception
    ends

    ?SET BUSY_F
    SYA=XA
    S100=XA                   ; Start communication

    while_bit(BUSY_F)          ; Wait for communication to terminate
  endw

  break
endif

endw
RET

```

**(2) SBIO (INTCS10 interrupt)**

SBIO CSEG INBLOCK

ACKW\_C=#0 (A)

; Clear ACK wait counter

if(SBI\_P!=#3) (A)

; Transmission mode?

if\_bit(ACKD)

; ACK signal?

if\_bit(COI)

; Is COI set?

?CLR ERR\_F

else

?SET ERR\_F

?CLR BUSY\_F

endif

?CLR ACKW\_F

else

?SET ACKW\_F

endif

else

?SET ACKT

; Reception mode?

SBRE\_D=S100 (XA)

; Store receive data

?CLR ERR\_F

?CLR BUSY\_F

?CLR ACKW\_F

endif

RETI

(3) ACKWOP (INTT0 interrupt)

```
ACKWOP CSEG INBLOCK

if_bit(ACKW_F)                                ; ACK signal wait?

    if_bit(!ACKD)                             ; Check ACK signal

        if(ACKW_C==#0FH) (A)
            ACKW_C=#0 (A)
            ?SET ACKT                          ; Over wait time
            ?SET ERR_F                        ; Error
            ?CLR ACKW_F
            ?CLR BUSY_F
        else
            ACKW_C++
        endif

    else

        if_bit(C01)                          ; Check bus error
            ?CLR ERR_F
        else
            ?SET ERR_F                        ; Error
        endif

        ?CLR ACKW_F
        ?CLR BUSY_F
    endif

endif

endif

RETI

END
```

Assembly list is given in A.5.

**Phase-out/Discontinued**

## CHAPTER 9 NOTATION ADJUSTMENT PROGRAM

### 9.1 Explanation of Program

A program example is given for conversion of hexadecimal 1-digit data to a four count, six count, octal, decimal, or twelve count number.

#### 9.1.1 Program outline


The example program adjusts 4-bit data set in the notation work area (SIN\_W) adjusts to the notation indicated by the data set in the notation code pointer (SIN\_P) and stores the result in the notation data area (SIN\_D).

Table 9-1 lists the correspondence between the SIN\_P data and notation.

Table 9-1 SIN\_P Data and Notation

SIN_P data	Notation
0	4
1	6
2	8
3	10
4	12

The result is stored in SIN\_D as shown below:



n: Notation value



Twelve count digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, and B.

Thus, if hexadecimal number B is adjusted to a twelve count number, B is returned; if hexadecimal number F is adjusted to a twelve count number, 13 is returned.

### 9.1.2 Explanation of structured assembler

The while statement is used for six count adjustment processing.

```

        Six count adjustment processing
while (#5<@HL) (A)    : While the data in SIN_W (notation work
                        area ) addressed by the HL register
                        is greater than 5,

        A=@HL        : The data in SIN_W is set in the A
                        register.

        A+=# (16-6)   : 10 is added to the SIN_W data in the A
                        register (6 is subtracted).

        NOP           : NOP is inserted to enable a skip.

        X++           : The X register value is incremented.

        @HL=A         : The A register value is stored in SIN_W.

        BC=XA         : The conversion result is stored in the BC
                        register.

endw
```

The data converted into six count notation is stored in the BC register by this processing.

The ADDC instruction is used for decimal adjustment processing.

## Decimal adjuntment processing

```
CIRI    CY      : CY (carry flag) is reset.
A=#6      : 6 is set in the A register.
HL=#SIN_W  : The SIN_W address is set in the HL register.
ADDC    A, @HL  : The A register value is added to the SIN_W
                  value.  If a carry is generated, CY is set
                  and a skip is made.
A+=#10     : 10 is added to the A register.  Even if a
                  carry is generated, no skip is made.
A<->X      : The A register and X register values are
                  exchanged.
if_bit (CY)  : If CY is set,
(SIN_D+1)=#1 (A) : The high-order digit of SIN_D (notation
                  data area) is set to 1.  (The default
                  value is 0.)
endif
                  : The X register value is set in the low-order
                  digit of SIN_D.
SIN_D=X (A)
```

The ADDC instruction adds data with carry, thus CY must have been reset before the instruction is executed. If the ADDC instruction is immediately followed by the ADDS instruction, the ADDS instruction skip function is canceled.

The switch statement is used to separate notation adjustment processing according to the mode.

### 9.1.3 Explanation of macro instructions

The following macro instruction is used:

. ? SHIFT2: Shifts data right two bits.

### 9.1.4 Explanation of package

<Public declaration symbols>

SIN\_P, SIN\_W

<Registers>

. Bank: RBE X RBS      Registers: XA, HL, and BC

<RAM area>

Address	Name	Use	Initail value
4AH-4BH	SIN_D	Notation data area	—
4CH	SIN_P	Notation code pointer	—
4DH	SIN_W	Notation work area	—

<Nesting>

One level (4 x 4-bit stack area)

<Initalization>


PCC ← 3H


<Start method>

Call SINSU.

## 9.2 SPD

### SINSU (subroutine)





### 9.3 Program Example

#### SINSU (subroutine)

```

-----
PUBLIC SIN_P,SIN_W
-----

SIN_D  DSEG    0 AT 4AH          : Notation data area
      DS      2
SIN_P:  DS      1          : Notation code pointer
SIN_W:  DS      1          : Notation work area
-----

?SHIFT2 MACRO  P1
                                : Shift P1 right two bits
                                CLR1  CY
                                RORC  P1
                                CLR1  CY
                                RORC  P1
                                ENDM
-----

SINSU  CSEG    INBLOCK

SIN_D=#0 (XA)

switch(SIN_P)
  case 0:          : Four count adjustment result
    A=SIN_W
    A &= #1100B
    ?SHIFT2 A      : Shift data right two bits
    (SIN_D+1)=A    : Store high-order data
    A=SIN_W
    A &= #0011B
    SIN_D=A        : Store low-order data
    break
  case 1:          : Six count adjustment result
    HL=#SIN_W
    X=#0
    A=@HL
    BC=XA

    while(#5<@HL) (A)
      A=@HL
      A+=#(16-6)
      NOP
      X++
      @HL=A
      BC=XA
    endwhile

```

```

XA=BC
SIN_D=XA                                : Store adjustment result
break

case 2:                                : Eight count adjustment
    A=SIN_W                             result

    if_bit(SIN_W.3)                     : Most significant Bit=1?
        (SIN_D+1)=#1 (A)                : Store high-order data
    endif

    A=SIN_W
    A &= #0111B
    SIN_D=A                             : Store low-order data
    break

case 3:                                : Decimal adjustment result
    CLR1    CY
    A=#6
    HL=#SIN_W
    ADDC    A,0HL                        :ADDC    A,0HL
    A+=#10
    A<->X

    if_bit(CY)
        (SIN_D+1)=#1 (A)                :Store low-order data
    endif

    SIN_D=X (A)                         :Store high-order data
    break

case 4:                                :Twelve adjustment result
    HL=#SIN_W

    if(#11<0HL) (A)
        (SIN_D+1)=#1 (A)                :Store high-order data
        A=#16-12                        (DATA>11)
        A+=0HL
        NOP
        SIN_D=A                         :Store low-order data
    else
        (SIN_D+1)=#0 (A)                :Store high-order data
        SIN_D=0HL (A)                   (DATA<12)
    endif
    :Store low-order data

ends

RET

END

```

Assembly list is given in A.6.


## CHAPTER 10 LED DISPLAY AND KEY INPUT PROGRAM

### 10.1 Explanation of Program

A program example is given which displays setup data on four LEDs and stores key input data.

#### 10.1.1 Program outline

Fig. 10-1 LED and Key Diagram






(1) LED display

4-digit data in the LED display data area (LED\_D) is displayed on LED1-LED4. Fig. 10-2 shows the correspondence between written data and display patterns.

Fig. 10-2 LED Display Patterns



(2) Key input

There are 32 keys. The S1-S8 keys are DIP switches. Key input data is set in the key data area (KEY\_D). One key corresponds to one memory bit. When a key is pressed, the bit corresponding to the key is set to 1.

If key data changes, the key change flag (KCHA\_F) is set. Table 10-1 lists the correspondence between the key and memory bits.

Table 10-1 Correspondence Between Keys and Memory Bits

Key strobe	P120		P121		P122		P123	
Address bit	28H	29H	2AH	2BH	2CH	2DH	2EH	2FH
0	SW25	SW29	SW17	SW21	SW9	SW13	S1	S5
1	SW26	SW30	SW18	SW22	SW10	SW14	S2	S6
2	SW27	SW31	SW19	SW23	SW11	SW15	S3	S7
3	SW28	SW32	SW20	SW24	SW12	SW16	S4	S8

### 10.1.2 Explanation of structured assembler

The example program stores data after chattering is ended by using the for statement as follows:

Data store processing	
HL=#KEY_D	; KEY_D address is stored in the HL register.
DE=#KEY_W	; KEY_W address is stored in the DE register.
for (B=#0;B!="#8;B++)	; Eight loops are made by using the B register.
A=@DL	; KEY_W address is stored in the A register.
if (A!=@HL)	; If the KEY_W data differs from the data stored in KEY_D,
?SET KCHA_F	; KCHA_F (key change flag) is set.
endif	
A<->@HL+	; Data is stored in KEY_D and the address set in HL is incremented.
NOP	; NOP is entered to suppress a skip.
next	

### 10.1.3 Explanation of macro instructions

The following six macro instructions are used:

- . ?DEC:     Decrements 4-bit data.
- . ?ROTATE: Rotates 4-bit data with carry.
- . ?TABLE:   Reads and stores table data.

- . ?CALADR: Calculates the cattering data address from the DIG\_D (digit data) value and KEY\_W (key work area) address for storage.
- . ?NOT: Inverts data bit-wise and stores the result.
- . ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.

#### 10.1.4 Explanation of package

##### <Public declaration symbols>

DP\_D, DIG\_D, KEY\_D, KCHA\_F, LEDST\_F

##### <Registers>

. Bank: 0 . Registers: XA, HL, DE, and BC

##### <RAM area>

Address	Name	Use	Initial value
20H-23H	LED_D	LED display data area	--
24H	DP_D	DP display data pointer	0
25H	DIG_D	Digit data pointer	0
26H	CH_C	Chattering counter	0
27H.0	KCHA_F	Key change flag	0
27H.1	CHCT_F	Chattering count flag	0
27H.2	LEDST_T	LED display flag	0
28H-2FH	KEY_D	Key data area	--
38H-3FH	KEY_W	Key work area	--

##### <Nesting>

One level (6 x 4-bit stack area)

<Hardware>

- . Ports: PORT4  
PORT5  
PORT6 (KR0-KR3 pins)  
PORT7 (KR4-KR7 pins)  
PORT12
- . Basic interval timer

<Interrupt>

INTBT

<Initialization>


- . PCC  $\leftarrow$  3H
- . POGA (PORT6 and PORT7 pull-up resistor setting)
- . PMGB (PORT4 and PORT5 output mode)
- . PMGC (PORT12 output mode)
- . PORT4  $\leftarrow$  FH
- . PORT5  $\leftarrow$  FH
- . PORT12  $\leftarrow$  FH
- . BTM (BT interval=1.95 ms)
- . INTBT enable

<Start method>

- . Call LEDKEY by making an INTBT interrupt.

10.2 SPD

LEDKEY (subroutine)



## 10.3 Program Example

### LEDKEY (subroutine)

```

-----
PUBLIC LEDKEY, DIG_D, DP_D, LEDST_F, KEY_D, KCHA_F
-----

LED_D DSEG 0 AT 20H          : LED display data area
DS 4
DP_D DS 1                   : DP display data pointer
DIG_D DS 1                   : Digit data pointer
CH_C DS 1                   : Chattering counter
LKFLG DS 1                   : Key flag area
KEY_D DS 8                   : Key data area
KEY_W DSEG 0 AT 38H          : Key work area
DS 8

KCHA_F EQU LKFLG.0           : Key change flag
CHCT_F EQU LKFLG.1           : Chattering count flag
LEDST_F EQU LKFLG.2          : LED display flag
-----

?DECR MACRO P1               : Decrement P1
    MOV A, P1
    DECS A
    MOV P1, A
ENDM

?ROTATE MACRO P1              : Rotate P1 with carry
    MOV A, P1
    RORC A
    MOV P1, A
ENDM

?TABLE MACRO P1, P2           : Store table data addressed by P2 in P1
    MOVT XA, P2
    MOV P1, XA
ENDM

?CALADR MACRO P1, P2, P3      : Store data calculated in P2 and P3 in P1
    MOV X, #0
    MOV A, P2
    MOV P1, #P3
    ADDS XA, XA
    ADDS P1, XA
ENDM

?NOT MACRO P1, P2             : Store P2 XOR FFH in P1
    MOV P1, P2
    MOV DC, #0FFH
    XOR P1, DC
ENDM

?SET MACRO P1                 : SETI instruction
    SETI P1
ENDM

?CLR MACRO P1                 : CLRI instruction
    CLRI P1
ENDM
-----

LEDTBL CSEG PAGE
: abcdefgh
: LED segment data
DB 00000011B : "0"
DB 10011111B : "1"
DB 00100101B : "2"
DB 00001101B : "3"
DB 10011001B : "4"
DB 01001001B : "5"
DB 01000001B : "6"
DB 00011111B : "7"
DB 00000001B : "8"
DB 00001001B : "9"
DB 00010001B : "A"
DB 11000001B : "B"
DB 01100011B : "C"
DB 10000101B : "D"
DB 01100001B : "E"
DB 01110001B : "F"

```

```

LEDKEY:
PORT4=00FFH (XA)
?SET CY : Turn off LED display

IF(DIG_D=0) (A)
DIG_D=03 (A) : Change digit data
?CLR CY
else
?DEC DIG_D
endif

?ROTATE PORT12 : Decrement PORT12

IF_BIT(LEDST_F)
HL=TABLE_D : Set table address
L=DIG_D (A)
A=00H
X=00
?TABLE PORT4,0PCXA : Set table Data
L=DIG_D (A) : Set digit data
L++

IF(DP_D=L) (A)
?CLR PORT4.0 : DP display
endif

endif

?CALADR HL,DIG_D,KEY_W : Calculate chattering data address
?NOT XA,PORT6 : Correct comparison data

IF(XA1=00H)
XA<->00H : Does chattering data change?
CH_C=00FH-1 (A) : Store new data
?SET CHCT_F : Set chattering counter
endif : Set chattering count flag

IF(0KEY_W+6=HL) (XA) : Chattering end?
IF_BIT(CHCT_F) : Is chattering count flag set?

IF(CH_C=00FH) (A)
?CLR CHCT_F
HL=0KEY_D : Set key data address
DE=0KEY_W : Set key work address

for(R=00:R1=08:D++)
A=00L : Set preceding data address
IF(A1=00H) : Does data change?
?SET KCHA_F : Set key change flag
endif
A<->00H+ : Store data and increment address
NOP
next

else
CH_C++ : Increment chattering counter
endif

endif

endif

RET

END

```

Assembly list is given in A.7.





UCOM-75X FAMILY ASSEMBLER V3.5

89/01/10 21:39:18 PAGE : 2

\*\*

\*\*

STNO	ADRS	R	OBJECT	IC	MAC	SOURCE STATEMENT
52						; ?TABLE TMODO,@PCXA
53	0020	D0				
54	0021	92A6				
55						; TM0=#01111100B (XA)
56	0023	897C				
57	0025	92A0				
58						; ?SET TOE0
59	0027	B5A2				
60						;else
61	0029	02				
62	002A					
63						; ?CLR TOE0
64	002A	B4A2				
65						;endif
66	002C					
67						; RET
68	002C	EE				
69						; END
70						

```

MOV  XA,@PCXA ; Store timer pulse data
MOV  TMODO,XA
      ; Set timer
MOV  XA,#01111100B
MOV  TMO,XA
SET1 TOE0 ; Enable pulse output
BR   ???
      ; Disable pulse output
CLR1 TOE0

```

??2:

??3:

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE. NO ERROR FOUND

## A.2 A/D Conversion Program

```

89/01/10 21:29:13 PAGE : 1

**
COMMAND :
B:ADCNV.ASM MOD=516
(COMMAND FILE : )

**
STNO ADRS R OBJECT IC MAC SOURCE STATEMENT
1 *****
2 ***** A/D conversion program *****
3 *****
4 *****
5 *****
6 *****
7 *****
8 *****
9 *****
10 *****
11 *****
12 *****
13 ACHN_P DSEG 0 AT 47H ; Analog channel pointer
14 DS 1 ; A/D conversion data area
15 ACONV_D:DS 2
16
17 ADCNV CSEG INBLOCK
18
19 ?CLR MBE
20 0000 9C90 CLR1 MBE
21
22 0002 ?1:
23
24
25
26 0002 A7D8 SKT EOC
27 0004 0A BR ??2
28
29 0005 A347 MOV A.ACHN_P
30 0007 9937 AND A.#7
31 0009 9A89 MOV X.#8
32 000B D9 XCH A,X
33 000C 92D8 MOV ADM,XA
34
35 000E 01 BR ??3
36
37 000F ?1:
38
39
40 000F F2 BR ??1
41 0010
42
43 ?WAIT
44 0010 60 NOP
45 0011 60 NOP
46 0012 60 NOP
47 0013 60 NOP
48
49 ?while(forever)
50 0014
51

```

\*\*

\*\*

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

```
52 ; if_bit(EOC)
53 0014 A7D8
54 0016 05
55 ; ACONV_D=SA (XA)
56 0017 A2DA
57 0019 9248
58 ; break
59 001B 01
60 ; endif
61 001C
62 ;
63 ;endw
64 001C F7
65 001D
66 ;
67 001D EE RET
68 ;
69 END
```

```
SKT EOC ; Does conversion terminate?
BR ??5
MOV XA,SA ;Store conversion result data
MOV ACONV_D,XA
BR ??6
??5:
BR ??4
??6:
```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE. NO ERROR FOUND



\*\*

\*\*

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

```

52 0013 77
53 0014 A8
54 0015 02
55
56 0016 8E
57 0017 60
58
59 0018
60
61
62 0018 A242
63 001A AA4E
64 001C 01
65 001D 0B
66 001E
67
68 001E AA5E
69 0020 9242
70
71 0022 75
72 0023 9345
73
74 0025 9544
75
76 0027 R 5047
77 0029
78
79
80 0029 9744
81 002B R 5047
82
83
84 002D A345
85 002F 9A70
86 0031 01
87 0032 04
88 0033
89
90 0033 8245
91
92 0035 R 5047
93 0037
94
95 0037 9444
96
97 0039 8B40
98
99
100 003B A242
101 003D AA19
102 003F 01
103 0040 02
104 0041
105

```

```

; BC++
NOP
;endif
;
;if(AKEY_W!=BC) (XA)
;
; AKEY_W=BC (XA)
;
; ACH_C#(OFH-10) (A)
; ?SET ACHCT_F
;else
;
; if_bit(ACHCT_F)
;
; if(ACH_C!=#OFH) (A)
;
; ACH_C++
; else
;
; ?CLR ACHCT_F
; HL=#AKEY_D
;
; if(AKEY_W!=@HL) (XA)
;
; ?SET AKCHA_F

```

```

MOV A,#7
SUBS A,@HL
BR ??3
INCS BC
??3:
;Does data change?
MOV XA,AKEY_W
SKE XA,BC
BR ??4
BR ??5
??4:
;Set new data
MOV XA,BC
MOV AKEY_W,XA
;Set chattering counter
MOV A,#(OFH-10)
MOV ACH_C,A
SET1 ACHCT_F
BR ??6
??5:
SKT ACHCT_F
BR ??7
MOV A,ACH_C
SKE A,#OFH
BR ??8
BR ??9
??8:
INCS ACH_C ; Increment counter
BR ??10
??9:
CLR1 ACHCT_F ; Does count end?
MOV HL,#AKEY_D
MOV XA,AKEY_W
SKE XA,@HL
BR ??11
BR ??12
??11:
; Set key change flag

```

UCON-75X FAMILY ASSEMBLER V3.5

89/01/10 21:34:29 PAGE : 3

```

**
STNO  ADRS  R  OBJECT   IC  MAC   SOURCE STATEMENT
106 0041   8544
107      ;           endif
108 0043
109      ;
110      ;           XA=AKEY_W
111 0043   A242
112      ;           @HL=XA
113 0045   AA10
114      ;           endif
115 0047
116      ;
117      ;           endif
118 0047
119      ;
120      ;endif
121 0047
122      ;
123 0047   EE          RET
124      ;
125      END
SET1   AKCHA_F
??12:
MOV    XA,AKEY_W
NOV    @HL,XA
??10:
??7:
??6:

```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND

#### A.4 Communication Program with EEPROM

89/01/10 21:34:48 PAGE : 1

UUCOM-75X FAMILY ASSEMBLER V3.5

```

**
COMMAND :
B:EEPROM.ASM MOD=$16

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT
1 *****
2 **
3 (COMMAND FILE : )
4
5 *****
6 Communication program with REEPROM
7 *****
8
9 PUBLIC E2WD_D,E2RA_D,E2RD_D,E2RW_F
10
11 E2WA_D DSEG 0 AT 30H
12 DS 2
13
14 E2WD_D: DS 2
15 DS 2
16
17 E2RA_D: DS 2
18 DS 2
19
20 E2RD_D: DS 2
21
22
23 E2RW_F EQU 27H.3
24 CS_O EQU PORT2.1
25
26 *****
27
28 *****
29
30 *****
31
32 *****
33
34 *****
35
36 *****
37
38 *****
39
40 *****
41
42 *****
43
44 *****
45
46 *****
47
48 *****
49
50 *****
51 *****

```

\*\*

\*\*

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

```

52      ;          E2RD_D=S100 (XA)
53 001F A2E4      ;          : Store read data
54 0021 9236      MOV      XA,S100
55      ;          ?CLR      CS_O      MOV      E2RD_D,XA
56 0023 9CD2      ;          CLR1    CS_O
57      ;          break
58 0025 04        BR      ??4
59      ;          endif
60 0026          ;          ??3:
61      ;          ?CLR      CS_O
62      ;          CLR1    CS_O
63 0026 9CD2      ;          endw
64      ;          BR      ??2
65 0028 R 5004      ;          ??4:
66 002A          ;          BR      ??5
67      ;          :
68      ; else
69 002A R 504E      ;          ??1:
70 002C          ;          ??6:
71      ;          while(forever)
72      ;          :
73 002C          ;          ?CLR      MBE
74      ;          CLR1    MBE
75 002C 9C90      ;          ?SET      CS_O
76      ;          SET1    CS_O
77 002E 9DD2      ;          ?S102    #0
78      ;          MOV      XA,#0
79 0030 8900      ;          CALLF   !S10SUB
80 0032 R 404F      ;          : Transmit random write command
81      ;          ?S102    #0FFH
82 0034 89FF      ;          MOV      XA,#0FFH
83 0036 R 404F      ;          CALLF   !S10SUB
84      ;          : Receive WB flag
85 0038 8B00      ;          MOV      HL,#0
86      ;          :
87      ;          if(S100==HL) (XA)
88 003A A2E4      ;          MOV      XA,S100
89 003C AA4A      ;          SKE      XA,HL
90 003E 0B        ;          BR      ??7
91      ;          ?S102    E2WA_D
92 003F A230      ;          MOV      XA,E2WA_D
93 0041 R 404F      ;          CALLF   !S10SUB
94      ;          : Transmit write address
95 0043 A232      ;          ?S102    E2WD_D
96 0045 R 404F      ;          MOV      XA,E2WD_D
97      ;          ?CLR      CS_O
98 0047 9CD2      ;          CALLF   !S10SUB
99      ;          CLR1    CS_O
100 0049 04       ;          break
101      ;          BR      ??8
102 004A          ;          endif
103      ;          :
104      ;          ?CLR      CS_O
105 004A 9CD2      ;          CLR1    CS_O

```



UCOM-75X FAMILY ASSEMBLER V3.5

89/01/10 21:34:48 PAGE : 3

A-10

```

**
STNO ADRS R OBJECT IC MAC SOURCE STATEMENT
106 ; endw
107 004C R 502C BR ??6
108 004E ??8:
109 ;
110 ;endif
111 004E ??5:
112 ;
113 004E EE RET
114 ;
115 ;*****
116 ;* SIOSUB
117 ;*****
118 004F SIOSUB:
119 ;SIO=XA
120 004F 92E4 MOV SIO,XA ; Transfer data
121 ;
122 ;repeat
123 0051 ??9:
124 ;until_bit(IRQCSIO)
125 0051 BF8D SKT IRQCSIO ; Wait for communication to end
126 0053 FD BR ??9
127 ;
128 ;?CLR IRQCSIO
129 0054 9C8D CLRI IRQCSIO
130 0056 EE RET
131 ;
132 END

```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND

## A.5 SBI Communication Program

89/01/10 21:36:46 PAGE : 1

UCOM-75X FAMILY ASSEMBLER V3.5

```

**
COMMAND :
B:SBITRN.ASM MOD=516

(COMMAND FILE : )

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT
1
2
3
4
5 0008 R 0000
6 000A R 0000
7
8
9
10 ----
11 0050
12 0052
13 0054
14 0055
15 0056
16
17 (0154)
18 EQU SBI_P
19 EQU SBI_P
20 EQU SBI_P
21 EQU SBI_P
22 EQU SBI_P
23 EQU SBI_P
24 EQU SBI_P
25 EQU SBI_P
26 EQU SBI_P
27 EQU SBI_P
28 EQU SBI_P
29 EQU SBI_P
30 EQU SBI_P
31 EQU SBI_P
32 EQU SBI_P
33 EQU SBI_P
34 EQU SBI_P
35 EQU SBI_P
36 EQU SBI_P
37 EQU SBI_P
38 EQU SBI_P
39 EQU SBI_P
40 EQU SBI_P
41 EQU SBI_P
42 EQU SBI_P
43 EQU SBI_P
44 EQU SBI_P
45 EQU SBI_P
46 EQU SBI_P
47 EQU SBI_P
48 EQU SBI_P
49 EQU SBI_P
50 EQU SBI_P
51 EQU SBI_P

SBI communication program
VENT4 MBE=0,RBE=0,SBI_O
VENT5 MBE=0,RBE=0,ACKWOP
PUBLIC SBRE_D,SBI_P,ERR_F

SBTR_D DSEG 0 AT 50H
DS 2
SBRE_D: DS 2
SBI_P: DS 1
SBI_P: DS 1
ACKW_C: DS 1
ERR_F EQU SBI_P
BUSY_F EQU SBI_P
ACKW_F EQU SBI_P
SBI_O EQU PORT0.2
SBITRN CSEG INBLOCK

; Send data area
; Receive data area
; Communication code pointer
; SBI flag area
; ACK wait counter
; Error flag
; BUSY flag
; ACK wait flag

; Is bus BUSY?
SBI_O
BR

MOV A,SBI_P
SKE A,#0
BR

; Output command signal
SETI CMDT
SETI RELT
MOV A,#1
SKE A,#1
BR

; Output bus release signal
SETI CMDT
SETI RELT
MOV A,#1
SKE A,#1
BR

; Output command signal
SETI CMDT
SETI RELT
MOV A,#1
SKE A,#1
BR

```

\*\*

\*\*

STNO	ADRS	R	OBJECT	IC	MAC	SOURCE STATEMENT
52	0011	95E2				SET1 CMDT
53						
54	0013	72				MOV A,#2
55						
56	0014					case 2: ??4:
57	0014	9A20				SKE A,#2
58	0016	03				BR ??5
59						
60	0017	A250				MOV XA,SBTR_D ;Set send data
61						
62	0019	05				BR ??6
63						
64	001A					case 3: ??5:
65	001A	9A30				SKE A,#3
66	001C	02				BR ??7
67						
68	001D	89FF				MOV XA,#0FFH ;Prepare for data reception
69						
70	001F					ends
71	001F					??7:
72						??6:
73						
74	001F	9555				?SET BUSY_F
75						
76	0021	92E6				SET1 BUSY_F
77						
78	0023	92E4				MOV SVA,XA
79						
80						MOV SIO0,XA ;Start communication
81	0025					
82	0025	9755				while_bit(BUSY_F) ;Wait for communication to end
83	0027	01				??8:
84						SKT BUSY_F
85	0028	FC				BR ??9
86	0029					BR ??8
87						
88						break
89	0029	02				BR ??10
90						
91	002A					endif
92						??2:
93						
94	002A	R 5000				endw
95	002C					BR ??1
96						??10:
97	002C	EE				
98						
99						RET
100						*****
101						* INTCSIO
102	----					*****
103						SBIO CSEG INBLOCK
104						
105	0000	70				ACKW_C=#0 (A) ;Reset ACK wait counter
						MOV A,#0

\*\*

\*\*

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

```

106 0001 9356
107
108 ;if(SBI_P!=#3) (A)
109 0003 A354
110 0005 9A30
111 0007 02
112 0008 R 501D
113 000A
114
115 ; if_bit(ACKD)
116 000A A7E3
117 000C 0D
118
119 ; if_bit(COI)
120 000D A7E1
121 000F 03
122 ; ?CLR ERR_F
123 0010 8455
124 ; else
125 0012 04
126 0013
127 ; ?SET ERR_F
128 0013 8555
129 ; ?CLR BUSY_F
130 0015 9455
131 ; endif
132 0017
133 ;
134 ; ?CLR ACKW_F
135 0017 A455
136 ; else
137 0019 02
138 001A
139 ; ?SET ACKW_F
140 001A A555
141 ; endif
142 001C
143 ;
144 ;else
145 001C 0C
146 001D
147 ; ?SET ACKT
148 001D 85E3
149 ; SBRE_D=S100 (XA)
150 001F A2E4
151 0021 9252
152 ; ?CLR ERR_F
153 0023 8455
154 ; ?CLR BUSY_F
155 0025 9455
156 ; ?CLR ACKW_F
157 0027 A455
158 ;endif
159 0029

```

```

MOV ACKW_C,A
; Transmit mode?
MOV A,SBI_P
SKE A,#3
BR ??11
BR ??12
??11:
; ACK signal?
SKT ACKD
BR ??13
; Is COI set?
SKT COI
BR ??14
CLR1 ERR_F
BR ??15
??14:
SET1 ERR_F
CLR1 BUSY_F
??15:
CLR1 ACKW_F
BR ??16
??13:
SET1 ACKW_F
??16:
BR ??17
??12:
SET1 ACKT ; Reception mode? Transmission
MOV XA,S100 ; Store receive data
MOV SBRE_D,XA
CLR1 ERR_F
CLR1 BUSY_F
CLR1 ACKW_F
??17:

```

```

**
STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

160 ;
161 0029 EF RETI
162 ;
163 ;*****
164 ;* INTTO
165 ;*****
166 ---- ACKWOP CSEG INBLOCK
167 ;
168 ;if_bit(ACKW_F)
169 0000 A755 SKT ACKW_F :ACK signal wait?
170 0002 R 5028 BR ??18
171 ;
172 ; if_bit(!ACKD) SKF ACKD : Check ACK signal
173 0004 A6E3 BR ??19
174 0006 R 501C
175 ;
176 ; if(ACKW_C==#0FH) (A)
177 0008 A356 MOV A,ACKW_C
178 000A 9AFO SRE A,#0FH
179 000C 0C BR ??20
180 ;
181 000D 70 MOV A,#0
182 000E 9356 MOV ACKW_C,A
183 ;
184 0010 85E3 ?SET ACKT SETI ACKT : Over wait time
185 ;
186 0012 8555 ?SET ERR_F SETI ERR_F : Error
187 ;
188 0014 A455 ?CLR ACKW_F CLR1 ACKW_F
189 ;
190 0016 9455 ?CLR BUSY_F CLR1 BUSY_F
191 ;
192 0018 02 else BR ??21
193 0019
194 ; ACKW_C++ ??20:
195 0019 8256 INC5 ACKW_C
196 ;
197 001B endif ??21:
198 ;
199 ; else
200 001B 0C BR ??22
201 001C ??19:
202 ;
203 ; if_bit(COI) SKT COI : Check bus error
204 001C A7E1 BR ??23
205 001E 03
206 ;
207 001F 8455 ?CLR ERR_F CLR1 ERR_F
208 ;
209 0021 02 else BR ??24
210 0022
211 ; ?SET ERR_F ??23:
212 0022 8555 SET1 ERR_F : Error
213 ; endif

```

UCOM-75X FAMILY ASSEMBLER V3.5

89/01/10 21:36:46 PAGE : 5

```

**
STNO  ADRS  R  OBJECT   IC  MAC   SOURCE STATEMENT

214  0024
215
216  0024   A455
217
218  0026   9455
219
220
221  0028
222
223
224  0028
225
226  0028   EF
227
228

;          ?CLR   ACKW_F
;          ?CLR   BUSY_F
;          CLR1   ACKW_F
;          CLR1   BUSY_F
;          endif
;          ;endif
;          RETI
;          END

??24:
??22:
??18:

```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND



89/01/10 21:39:36 PAGE : 2

STNO	ADRS	R	OBJECT	IC	MAC	SOURCE STATEMENT			
52						; X=#0			
53	0022		9A09				MOV	X, #0	
54						; A=@HL			
55	0024		E1				MOV	A, @HL	
56						; BC=X A			
57	0025		AA56				MOV	BC, X A	
58						; while(#5<@HL) (A)			
59									
60	0027						??4:		
61	0027		75				MOV	A, #5	
62	0028		A8				SUBS	A, @HL	
63	0029		08				BR	??5	
64						; A=@HL			
65	002A		E1				MOV	A, @HL	
66						; A+=#(16-6)			
67	002B		6A				ADDS	A, #(16-6)	
68	002C		60						
69						; NOP			
70	002D		C1						
71						; @HL=A	INCS	X	
72	002E		E8				MOV	@HL, A	
73						; BC=X A			
74	002F		AA56				MOV	BC, X A	
75						; endw			
76	0031		F5				BR	??4	
77	0032						??5:		
78						; XA=BC			
79									
80	0032		AA5E				MOV	XA, BC	
81						; SIN_D=X A			; Store adjustment result
82	0034		924A				MOV	SIN_D, X A	
83						; break			
84	0036	R	507A				BR	??2	
85						; case 2:			; Octal adjustment processing
86	0038						??3:		
87	0038		9A20				SKE	A, #2	
88	003A	R	504C				BR	??6	
89						; A=SIN_W			
90	003C		A34D				MOV	A, SIN_W	
91						; if_bit(SIN_W.3)			; Most significant Bit=1?
92									
93	003E		B74D				SKT	SIN_W.3	
94	0040		03				BR	??7	
95						; (SIN_D+1)=#1 (A)			; Store high-order data
96	0041		71				MOV	A, #1	
97	0042		934B				MOV	(SIN_D+1), A	
98						; endif			
99	0044						??7:		
100						; A=SIN_W			
101									
102	0044		A34D				MOV	A, SIN_W	
103						; A &= #0111B			
104	0046		9937				AND	A, #0111B	
105						; SIN_D=A			; Store low-order data



A-18

```

**
STNO  ADRS  R OBJECT  IC MAC  SOURCE STATEMENT

106 0048  934A
107      ;          break
108 004A  R 507A
109      ;          case 3:
110 004C
111 004C  9A30
112 004E  R 5062
113 0050  E6
114      ;          CLR1    CY
115 0051  76
116      ;          A=#6
117 0052  8B4D
118 0054  A9
119      ;          ADDC    A,@HL
120 0055  6A
121      ;          A+=#10
122 0056  D9
123      ;          A<->X
124      ;          if_bit(CY)
125 0057  D7
126 0058  03
127      ;          (SIN_D+1)=#1 (A)
128 0059  71
129 005A  934B
130      ;          endif
131 005C
132      ;          SIN_D=X (A)
133      ;
134 005C  9979
135 005E  934A
136      ;          break
137 0060  R 507A
138      ;          case 4:
139 0062
140 0062  9A40
141 0064  R 507A
142      ;          HL=#SIN_W
143 0066  8B4D
144      ;
145      ;          if(#11<@HL) (A)
146 0068  7B
147 0069  A8
148 006A  09
149      ;          (SIN_D+1)=#1 (A)
150 006B  71
151 006C  934B
152      ;          A=#16-12
153 006E  74
154      ;          A+=@HL
155 006F  D2
156 0070  60
157      ;          NOP
158 0071  934A
159      ;          SIN_D=A
160      ;          else

MOV     SIN_D,A
BR      ???
; Decimal adjustment processing
??6:
SKE     A,#3
BR      ??8
MOV     A,#6
MOV     HL,#SIN_W
;ADDC   A,@HL
ADDS    A,#10
XCH     A,X
SKT     CY
BR      ??9
; Store low-order data
MOV     A,#1
MOV     (SIN_D+1),A
??9:
; Store high-order data
MOV     A,X
MOV     SIN_D,A
BR      ???
; Twelve count adjustment processing
??8:
SKE     A,#4
BR      ??10
MOV     HL,#SIN_W
MOV     A,#11
SUBS    A,@HL
BR      ??11
; Store high-order data (DATA >11)
MOV     A,#1
MOV     (SIN_D+1),A
MOV     A,#16-12
ADDS    A,@HL
; Store low-order data
MOV     SIN_D,A

```

UCOM-75X FAMILY ASSEMBLER V3.5

89/01/10 21:39:36 PAGE : 4

```

**
STNO ADRS R OBJECT  IC MAC  SOURCE STATEMENT

160 0073  06
161 0074
162          ;          (SIN_D+1)=#0 (A)
163 0074  70
164 0075  934B
165          ;          SIN_D=@HL (A)
166 0077  E1
167 0078  934A
168          ;          endif
169 007A
170          ;
171          ;ends
172 007A
173 007A
174          ;
175 007A  EE          RET
176          ;
177          END

??11:  BR      ??12
      MOV     A,#0      ; Store high-order data (DATA <12)
      MOV     (SIN_D+1),A
      MOV     A,@HL      ; Store low-order data
      MOV     SIN_D,A

??12:
??10:
??2:

```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND

## A.7 LED Display and Key Input Program

89/01/10 21:37:11 PAGE : 1

UCOM-75X FAMILY ASSEMBLER V3.5

```

**
COMMAND
B:LEDKEY.ASM MOD=516
(COMMAND FILE : )
**
STNO ADRS R OBJECT IC MAC SOURCE STATEMENT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

:*****
:*
:* LED display and key input program
:*
:*****
:
: PUBLIC LEDKEY,DIG_D,DP_D,LEDST_F,KEY_D,KCHA_F
:
: LED_D DSEG DS 4
: DP_D: DS 1
: DIG_D: DS 1
: CH_C: DS 1
: LKFLG: DS 1
: KEY_D: DS 8
:
: KEY_W DSEG DS 8
:
: KCHA_F EQU LKFLG.0
: CHCT_F EQU LKFLG.1
: LEDST_F EQU LKFLG.2
:
:*****
:
: LED display data area
: DP display data pointer
: Digit data pointer
: Chattering counter
: Key flag area
: Key data area
:
: Key work area
:
: Key change flag
: Chattering count flag
: LED display flag
:*****
:
:*****
: LED segment data
: "0"
: "1"
: "2"
: "3"
: "4"
: "5"
: "6"
: "7"
: "8"
: "9"
: "A"
: "B"
: "C"
: "D"
: "E"
: "F"

```

UCOM-75X FAMILY ASSEMBLER V3.5

2

\*\*

\*\*

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT

```

52      ;
53 0010      LEDKEY:
54      ;PORT4=#OFFH (XA)
55 0010      89FF
56 0012      92F4
57      ;?SET CY
58 0014      E7
59      ;
60      ;if(DIG_D==#0) (A)
61 0015      A325
62 0017      9A00
63 0019      05
64      ; DIG_D=#3 (A)
65 001A      73
66 001B      9325
67      ; ?CLR CY
68 001D      E6
69      ;else
70 001E      05
71 001F
72      ; ?DEC DIG_D
73 001F      A325
74 0021      C8
75 0022      9325
76      ;endif
77 0024
78      ;
79      ;?ROTATE PORT12
80 0024      A3FC
81 0026      98
82 0027      93FC
83      ;
84      ;if_bit(LEDST_F)
85 0029      A727
86 002B R 5045
87      ; HL=#LED_D
88 002D      8B20
89      ; L=DIG_D (A)
90 002F      A325
91 0031      9972
92      ; A=@HL
93 0033      E1
94      ; X=#0
95 0034      9A09
96      ; ?TABLE PORT4,@PCXA
97 0036      D0
98 0037      92F4
99      ; L=DIG_D (A)
100 0039      A325
101 003B      9972
102      ; L++
103 003D      C2
104      ;
105      ; if(DP_D==L) (A)

```

```

MOV      XA,#OFFH ; Turn off LED display
MOV      PORT4,XA

SETI     CY

MOV      A,DIG_D
SKE      A,#0
BR       ???

MOV      A,#3 ; Change digit data
MOV      DIG_D,A

CLR1     CY

BR       ???

MOV      A,DIG_D
DECS     A
MOV      DIG_D,A

MOV      A,PORT12 ; Decrement PORT12
RORC     A
MOV      PORT12,A

SKT      LEDST_F
BR       ???

MOV      HL,#LED_D ; Set table address

MOV      A,DIG_D
MOV      L,A

MOV      A,@HL

MOV      X,#0

MOV      XA,@PCXA ; Set table data
MOV      PORT4,XA

MOV      A,DIG_D ; Set digit data
MOV      L,A

INCS     L

```

```

**
STNO  ADRS  R  OBJECT  IC  MAC  SOURCE STATEMENT

106 003E  A324
107 0040  990A
108 0042  02
109
110 0043  9CC4
111
112 0045
113
114
115 0045
116
117
118 0045  9A09
119 0047  A325
120 0049  8B38
121 004B  AAC8
122 004D  AAC2
123
124 004F  A2F6
125 0051  8FFF
126 0053  AABE
127
128
129 0055  AA19
130 0057  01
131 0058  07
132 0059
133
134 0059  AA11
135
136 005B  7B
137 005C  9326
138
139 005E  9527
140
141 0060
142
143
144 0060  893E
145 0062  AA4A
146 0064 R 508A
147
148
149 0066  9727
150 0068 R 508A
151
152
153 006A  A326
154 006C  9AF0
155 006E R 5088
156
157 0070  9427
158
159 0072  8B28

;      ?CLR    PORT4.0
;      endif
;
;endif
;
;?CALADR      HL,DIG_D,KEY_W

;?NOT  XA,PORT6

;
; if(XA!=0HL)

;      XA<->0HL
;      CH_C=#0FH-4 (A)
;      ?SET    CHCT_F
;endif
;
; if(#KEY_W+6==HL) (XA)

;      if_bit(CHCT_F)

;
;      if(CH_C==#0FH) (A)

;      ?CLR    CHCT_F
;      HL=#KEY_D

MOV     A,DP_D
SKE     A,L
BR      ??4
; DP display
CLR1    PORT4.0

; Calculate chattering data
; address
MOV     X,#0
MOV     A,DIG_D
MOV     HL,#KEY_W
ADDS    XA,XA
ADDS    HL,XA
; Correct comparison data
MOV     XA,PORT6
MOV     BC,#0FFH
XOR     XA,BC
; Does chattering data change?
SKE     XA,0HL
BR      ??5
BR      ??6
; Store new data
XCH     XA,0HL
; Set chattering counter
MOV     A,#0FH-4
MOV     CH_C,A
; Set chattering count flag
SET1    CHCT_F

; Does chattering end?
MOV     XA,#KEY_W+6
SKE     XA,HL
BR      ??7
; Is chattering count flag set?
SKT     CHCT_F
BR      ??8

MOV     A,CH_C
SKE     A,#0FH
BR      ??9

CLR1    CHCT_F
MOV     HL,#KEY_D
; Set key data address

```

UCOM-75X FAMILY ASSEMBLER V3.5

89/01/10 21:37:11 PAGE : 4

A-23

```

**
STNO  ADRS  R  OBJECT  IC  MAC  SOURCE STATEMENT
160      ;          DE=#KEY_W
161 0074  8D38      ;          MOV    DE,#KEY_W ;Set key work address
162      ;
163      ;          for(B=#0;B!=#8;B++)
164 0076  9A0F      ;          MOV    B,#0
165 0078  01        ;          BR     ??10
166 0079          ;          ??11: INCS   B
167 0079  C7        ;          ??10: SKE    B,#8
168 007A          ;          BR     ??12
169 007A  9A87      ;          BR     ??13
170 007C  01        ;
171 007D  09        ;
172 007E          ;
173      ;          A=@DL
174 007E  E5        ;          MOV    A,@DL ;Set preceding data address
175      ;          if(A!=@HL)
176 007F  80        ;          SKE    A,@HL ;Does data change?
177 0080  01        ;          BR     ??14
178 0081  02        ;          BR     ??15
179 0082          ;
180      ;          ?SET    KCHA_F
181 0082  8527      ;          SETl   KCHA_F ;Set key change flag
182      ;          endif
183 0084          ;          ??15:
184      ;          A<->@HL+
185 0084  EA        ;          XCH    A,@HL+ ;Store data and increment address
186 0085  60        ;
187      ;          NOP
188 0086  F2        ;          next
189 0087          ;          BR     ??11
190      ;          ;
191      ;          else
192 0087  02        ;          BR     ??16
193 0088          ;          ??9:
194      ;          CH_C++
195 0088  8226      ;          INCS   CH_C ;Increment chattering counter
196      ;          endif
197 008A          ;          ??16:
198      ;          ;
199      ;          endif
200 008A          ;          ??8:
201      ;          ;
202      ;          ;endif
203 008A          ;          ??7:
204      ;          ;
205 008A  EE        ;          RET
206      ;          ;
207      ;          END

```

TARGET CHIP : UPD75516  
STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND

## APPENDIX B MAIN PROGRAM EXAMPLE

The main program is separated into eight modes (S1-S8 are used as mode keys). When any one of S1-S8 is set to ON, the mode corresponding to the mode key is selected; otherwise, no processing is performed.

Table B-1 Correspondence between Keys and Modes

Key	Mode	Processing
S1	1	Scale generation
S2	2	EEPROM read/write
S3	3	A/D conversion
S4	4	SBI communication
S5	5	Notation adjustment
S6	6	Key input
S7	7	Analog key input
S8	8	Scale generation and display

When multiple keys are pressed at a time, the key having the lower key number takes precedence over other keys.

## B.1 Scale Generation (Mode 1)

### <Packages>

Scale generation program, LED display and key input program, and INTBT program

- . When S1 is set to ON, key display and scale generation are performed.
- . Keys SW9-SE24 correspond to the scale.
- . For key display, SW9-SW24 correspond to display data 0-F.
- . Scale generation and key display are performed only when keys are pressed.




Table B2 lists the correspondence between the keys and generated scale and display data.

Table B-2 Correspondence between Keys and Scale and Display Data

SW	9	10	11	12	13	14	15	16
Scale data	-	Do	Do <sup>#</sup>	Re	Re <sup>#</sup>	Mi	Fa	Fa <sup>#</sup>
Display data	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Scale data	So	So <sup>#</sup>	La	La <sup>#</sup>	Si	Do	Do <sup>#</sup>	Re
Display data	8	9	A	B	C	D	E	F



**<RAM area>**

- . LED display area (LED\_D): 20H-23H
- . Key change flag (KCHA\_F): 27H.0
- . Key data area (KEY\_D): 28H-2FH
- . Key input conversion work area (KEYIN\_W): 4EH
- . Scale data area (SOUND\_D): 4FH
- . No key flag (NOKEY\_F): 59H.0
- . Mode code pointer (MODE\_P): 5AH

**<Hard ware>**

- . Basic interval timer
- . Timer/event counter

## B.2 EEPROM Read/Write (Mode 2)

<packages>

Communication program with EEPROM, LED display and key input program, and INTBT program

- . When the S2 key is set to ON, EEPROM is read/written according to the pressed keys
- . Input data and read data are displayed.
- . Table B-3 lists the correspondence between the keys and input data.

Table B-3 Correspondence between Keys and Input Data

SW	9	10	11	12	13	14	15	16
Input	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Input	8	9	A	B	C	D	E	F

SW25 and SW26 are used for:


SW25	SW26
Read	Write

EEPROM is read in the following sequence:

- (a) Enter read address (two hexadecimal digits) by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.

(b) Press SW25.




EEPROM is written in the following sequence:

- (a) Enter write address (two hexadecimal digits) and data (two hexadecimal digits) in order by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.

(b) Press SW26.



<RAM area>

. Key change flag (KCHA_F)	: 27H.0
. Read/write flag (E2RW_F)	: 27H.3
. Write address area (E2WA_D)	: 30H-31H
. Write data area (E2WD_D)	: 32H-33H
. Read address area (E2RA_D)	: 34H-35H
. Read data area (E2RD_D)	: 36H-37H
. Key input conversion work area (KEYIN_W)	: 4EH
. No key flag (NOKEY_F)	: 59H.0
. Mode code pointer (MODE_P)	: 5AH

<Hardware>

- . Serial interface (2-line mode)
- . Basic interval timer

### B.3 A/D Conversion (Mode 3)

#### <Programs>

A/D conversion program, LED display and key input program, and INTBT program


- . A/D conversion is executed by pressing SW9-SW12 to enter the channel number.
- . Table B-4 lists the correspondence between the keys and channel numbers and input ports.

Table B-4 Correspondence between Keys and Analog Channels

Key	Channel number	Analog channel
SW9	0	AN0
SW10	1	AN1
SW11	2	AN2
SW12	3	AN3

The data converted into digital form is displayed on LEDs.

The display format is as follows:



#### <RAM area>

- . Key change flag (KCHA\_F) : 27H.0
- . Analog chattering pointer (ACHN\_P) : 47H
- . A/D conversion data area (ACONV\_D) : 48H-49H
- . Key input conversion work area (KEYIN\_W) : 4EH

- . No key flag (NOKEY\_F)
- . Mode code pointer (MODE\_P)

: 59H.0  
: 5AH

<Hardware>

- . A/D converter
- . Basic interval timer

#### B.4 SBI Communication (Mode 4)

##### <Programs>

SBI communication program, key input program, and INTBT program

- . Commands and data are transmitted according to the pressed keys.
- . Data is received according to the pressed keys.
- . When mode 4 is selected, the program transmits a given address.
- . The keys SW9-SW24 are used.
- . The low-order four bits of an 8-bit slave address can be set by setting the slave DIP switch. The high-order four bits are set to 0. However, the slave address is read only at reset start.
- . uPD75308 is used for the slave CPU.

The slave CPU performs processing according to the command data received from the master CPU, as listed in Table B-5.

Table B-5 Slave CPU Command List

Command	Processing
00H	Character code is written into the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented.
01H	Character code is written into the LCD display code area at the position pointed to by the current pointer. Then, the pointer is decremented.
02H	Character data is read from the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented. The master CPU transmits the number of output characters immediately following the command.
03H	Character data is read from the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented. The master CPU transmits the number of output characters immediately following the command.

Command	Processing
04H	The pointer value indecating the display change position is rewritten. However, since the pointer consists of three bits, only the low-order three bits are valid even if data of 8 or more is written.
05H	The current pointer value is read.
06H	The decimal point at the position pointed to by the current pointer is set.
07H	The decimal point at the position pointed to by the current pointer is reset.
08H	Apostrophe at the position pointed to by the current pointer is set. The pointer value does not change.
09H	Apostrophe at the position pointed to by the current pointer is reset. The pointer value does not change.
FFH	Slave CPU is placed in nonselection state. When this command is acknowledged, neither commands nor data is acknowledged until a new slave address is acknowledged. Table B-6 lists the correspondence between keys and input data

Table B-6 lists the correspondence between the keys and input data.

Table B-6 Correspondence between Keys and Input Data

SW	9	10	11	12	13	14	15	16
Data	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Data	8	9	A	B	C	D	E	F

SW25, SW26 and SW27 are used for:

SW25	SW26	SW27
Command transmission	Data transmission	Reception




Commands and data are transmitted in the following sequence:

- (a) Enter a command (two hexadecimal digits) or data (two hexadecimal digits) by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.

- (b) Press SW25 for command transmission or SW26 for data transmission.



This data is read as  
command or data.

Commands 00H-0FH can be used. If any other value is entered for a command, an error occurs. When an error still occurs after command transmission is repeated five times, it is displayed on LED1-LED4.

For reception, press SW27.

The current LCD pointer value is received from the slave CPU and displayed on LED3-LED4.

<RAM area>

. Key change flag (KCHA_F)	: 27H.0
. Key input conversion work area (KEYIN_W)	: 4EH
. Send data area (SBTR_D)	: 50H-51H
. Receive data area (SBRE_D)	: 52H-53H
. Communication code pointer (SBI_P)	: 54H
. Error flag (ERR_F)	: 55H.0
. No Key flag (NOKEY_F)	: 59H.0
. Mode code pointer (MODE_P)	: 5AH

<Hardware>

- . Serial interface (SBI mode)
- . Basic interval timer
- . Timer/event counter

## B.5 Notation Adjustment (Mode 5)

### <Programs>

Notation adjustment program, LED display and key input program, and INTBT program.

- . The data entered by pressing a key is displayed in a four count, six count, octal, decimal, or twelve count number.
- . The entered data must be one hexadecimal digit.

Table B-7 lists the correspondence between the keys and data.

Table B-7 Correspondence between Keys and Data

SW	9	10	11	12	13	14	15	16
Data	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Data	8	9	A	B	C	D	E	F

SW25-SW29 are used for:

SW25	SW26	SW27	SW28	SW29
adjustment	adjustment	Octal adjustment	Decimal adjustment	adjustment

One hexadecimal digit entered is converted into a decimal number in the following sequence:


- (a) Enter hexadecimal 1-digit data by pressing a key

The entered data is displayed on LED1. When a key is pressed, new data is displayed.

- (b) Press SW28.

When SW28 is pressed, the data displayed on LED1 is converted into a decimal number for displayed on LED3-LED4.

The LED display format is as follows:



Likewise, four count, six count, octal, and twelve count adjustments are performed.

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, and B are used for twelve count digits.

<RAM area>

- . Key change flag (KCHA\_F) : 27H.0
- . Key input conversion work area (KEYIN\_W) : 4EH
- . Notation data area (SIN\_D) : 4AH-4BH
- . Notation code pointer (SIN\_P) : 4CH
- . No key flag (NOKEY\_F) : 59H.0
- . Mode code pointer (MODE\_P) : 5AH

<Hardware>

- . Basic interval timer

## B.6 Key Input (Mode 6)

### <Programs>

LED display and key input program and INTBT program.

- . Data entered by pressing SW9-SW32 is displayed on LED1-LED2.
- . The data is displayed only while the keys are pressed.

Table B-8 lists the correspondence between the keys and display data.

Table B-8 Correspondence between Keys and Display Data

SW	9	10	11	12	13	14	15	16
Data	00	01	02	03	04	05	06	07


SW	17	18	19	20	21	22	23	24
Data	08	09	0A	0B	0C	0D	0E	0F

SW	25	26	27	28	29	30	31	32
Data	10	11	12	13	14	15	16	17

Key chattering is about 20 ms.

The LED display format is as follows:



## &lt;RAM area&gt;

. LED display data area (LED_D)	: 20H-23H
. Key change flag (KCHA_F)	: 27H.0
. LED display flag (LEDST_F)	: 27H.2
. Key data area (KEY_D)	: 28H-2FH
. Key input conversion work area (KEYIN_W)	: 4EH
. Mode code pointer (MODE_P)	: 5AH

## &lt;Hardware&gt;

- . Basic interval timer

# B.7 Analog Key Input (Mode 7)

## <Programs>

### Analog key input program

- . Data entered by pressing AS1-AS16 is displayed on LED1.
- . The data is displayed only while the keys are pressed.

Table B-9 Correspondence between Analog Keys and Display Data


AS	1	2	3	4	5	6	7	8
Data	0	1	2	3	4	5	6	7

AS	9	10	11	12	13	14	15	16
Data	8	9	A	B	C	D	E	F

Key chattering is about 30 ms.

The LED display format is as follows:



## <RAM area>

- . LED display data area (LED\_D) : 20H-23H
- . LED display flag (LEDST\_F) : 27H.2
- . Analog key data area (AKEY\_D) : 40H-41H
- . Analoy key change flag (AKCHA\_F) : 44H.0
- . Key input conversion work area (KEYIN\_W) : 4EH
- . Mode code pointer (MODE\_P) : 5AH

<Hardware>

- . A/D converter
- . Timer/event counter



## B.8 Scale Generation and Display (Mode 8)

### <Programs>

Scale generation program, LED display and key input program, and INTBT program


- Scale is generated every second. At the same time, digits are displayed on LED4 in the order of 0 to 8.

Table B-10 lists the correspondence between the display data and generated scale.

Table B-10 Correspondence between Display Data and Scale

Display	0	1	2	3	4	5	6	7	8
Scale	-	Do	Re	Mi	Fa	So	La	Si	Do <sup>#</sup>

The LED display format is as follows:



### <RAM area>

- LED display data area (LED\_D) : 20H-23H
- LED display flag (LEDST\_F) : 27H.2
- Key input conversion work area (KEYIN\_W) : 4EH
- Scale data area (SOUND\_D) : 4FH
- Data counter (DATA\_C) : 57H
- 2-time counter (TIME2\_C) : 58H
- Mode code pointer (MODE\_P) : 5AH

### <Hardware>

- Basic interval timer
- Timer/event counter







```

        case 8:
            ?CALL    MODE4
        ends
;
elseif(MODE_P==#0) (A)
;
switch(MODE_P+1)
case 1:
    ?CALL    MODE5
    break
case 2:
    ?CALL    MODE6
    break
case 4:
    ?CALL    MODE7
    break
case 8:
    ?CALL    MODE8
ends
;
endif
;
endw
;
;*****
;                               MODE1
;*****
MODE1:
LED_D=#0 (XA)
(LED_D+2)=#0 (XA)
HL=#1
while(MODE_P==HL) (XA)
;
    if_bit(KCHA_F)
        ?CLR    KCHA_F
        ?CALL    KEYIN
;
        if_bit(NOKEY_F)
            ?CLR    NOKEY_F
            ?CLR    LEDST_F
            SOUND_D=#0 (A)
        else
            HL=#10H
;
            if(XA<HL)
                LED_D=A
                ?SET    LEDST_F
                SOUND_D=A
            else
                ?CLR    LEDST_F
                SOUND_D=#0 (A)
            endif
;
        endif
;
        ?CALL    SOUND
    endif
;
HL=#1
endw
;
?CLR    LEDST_F
SOUND_D=#0 (A)
?CALL    SOUND
RET
;
;*****
;                               MODE2
;*****
MODE2:
LED_D=#0 (XA)
(LED_D+2)=#0 (XA)
?SET    LEDST_F
?SET    RELT
CSIMO=#10011111B (XA)
;
HL=#2
while(MODE_P==HL) (XA)
;
    if_bit(KCHA_F)
        ?CLR    KCHA_F
        ?CALL    KEYIN

```

;MODE\_P=0XH?  
;Check mode  
;Clear LED display data  
;Mode=1?  
;Does key change?  
;Key data change processing  
;Key input?  
;Set rest data  
;Key data <10H?  
;Change display data  
;Turn on LED display  
;Set scale data  
;Turn off LED display  
;Set rest data  
;Scale generation processing  
;Turn off LED display  
;Set rest data  
;Clear LED display data  
Turn on LED display  
;2-line serial I/O mode  
;Mode=2?  
;Does key change?  
;Change key data

[illegible]

```

*****
;
;                               MODE4
;
*****
;*****MACRO AREA*****
;
?DATSET MACRO    P1,P2                      ; Set SBI data
SBI_P=P1 (XA)
SBTR_D=P2 (XA)
ENDM
;
;*****
;
MODE4:
SETI    RELT                                ; Set SOO latch
CSIMO=#10001011B (XA)                      ; SBI mode (BUS=SB0)
TMODO=#41H (XA)                             ; Set timer/event counter
TMO=#01101100B (XA)
EI      IETO                                ; Enable INTTO interrupt
EI      IECSIO                             ; Enable INTCGIO interrupt
;
LED_D=#0 (XA)                               ; Clear LED display data
(LED_D+2)=#0 (XA)
SETI    LEDST_F                             ; Turn on LED display
?DATSET #0,#0                               ; Transmit address
?CLR    ERR_F
?CALL   SBISUB
HL=#8
while(MODE_P==HL) (XA)                      ; Mode=4?
;
LOOP:
    if_bit(KCHA_F)                          ; Does key change?
        ?CLR    KCHA_F
        ?CALL   KEYIN                       ; Key data conversion processing
    ;
        if_bit(NOKEY_F)                     ; No key input?
            ?CLR    NOKEY_F
        else
            HL=XA
            DP_D=#0 (A)                     ; Clear DP data
        ;
            if(H==#1)                       ; Key data=1XH?
                ; Key data=10H?
                if(L==#0)
                    HL=#10H
                    if(LED_D<HL) (XA)
                        ?DATSET #1,LED_D    ; Transmit command
                        ?CLR    ERR_F
                        ?CALL   SBISUB
                    else
                        goto    ERROR        ; Error
                    endif
                elseif(L==#1)
                    ?DATSET #2,LED_D        ; Key data=11H?
                    ?CALL   SBISUB          ; Transmit data
                elseif(L==#2)
                    ?DATSET #1,#5           ; Key data=12H?
                    ?CALL   SBISUB          ; Transmit command "05H"
                    SBI_P=#3 (A)           ; Receive data
                    ?CALL   SBISUB
                    (LED_D+2)=SBRE_D (XA)   ; Set receive data in display area
                    LED_D=#0 (XA)
                endif
            ;
            else
                D=L (A)
                HL=#LED_D
                while(L!=#04)                ; Shift display data left
                    A<->@HL+
                    NOP
                endwhile
                LED_D=D (A)                 ; Set key data in display area
            endif
        ;
    endif
    ;
    HL=#8
    endw
    ;
    DP_D=#0 (A)
    ?CLR    LEDST_F                        ; Turn off LED display
    ?DATSET #1,#OFFH                       ; Transmit command "Logoff"
    ?CLR    ERR_F

```

```

?CALL SBISUB
;
DI IETO ;DI IETO ; Disable INTTO interrupt
DI IECSIO ;DI IECSIO ; Disable INTCSIO interrupt
RET
;
ERROR:
LED_D=#0EEH (XA)
(LED_D+2)=#0EEH (XA)
DP_D=#1 (A)
goto LOOP
;
;*****
; SBISUB
;*****
SBISUB:
for (D=#0; D!="#5; D++)
    ?CALL SBITRN
    if_bit(IERR_F)
        break
    endif
next
if_bit(ERR_F)
    goto ERROR
endif
;
RET
;*****
; MODE5
;*****
MODE5:
LED_D=#0 (XA) ; Clear display data
(LED_D+2)=#0 (XA)
?SET LEDST_F ; Turn on LED display
HL=#10H
;
while (MODE_P!=HL) (XA) ; Mode=5?
;
    if_bit(KCHA_F) ; Does key change?
        ?CLR KCHA_F
        ?CALL KEYIN ; Key data conversion processing
    ;
    if_bit(NOKEY_F) ; No key input?
        ?CLR NOKEY_F
    else
        BC=XA
        HL=#15H
    ;
    if (XA<HL) ; Key data <14H?
        XA=BC
        HL=#0FH
    ;
    if (XA>HL) ; Key data >0FH?
        HL=XA
    ;
    switch (L) ; Check mode
        case 0:
            SIN_P=#0 (A) ; Four count conversion mode
            break
        case 1:
            SIN_P=#1 (A) ; Six count conversion mode
            break
        case 2:
            SIN_P=#2 (A) ; Octal conversion mode
            break
        case 3:
            SIN_P=#3 (A) ; Decimal conversion mode
            break
        case 4:
            SIN_P=#4 (A) ; Twelve count conversion mode
    ends
;
    SIN_W=LED_D (A) ; Set data
    ?CALL SINSU ; Notation adjustment processing
    LED_D+2=SIN_D (XA) ; Set adjustment result in display area
else
    LED_D=A ; Set key data in display area
    LED_D+2=#0 (XA)
endif
;
endif
;
endif

```



```

;
;   endif
;
HL=#10H
endw
?CLR    LEDST_F           ; Turn off LED display
RET
;
; *****
;                               MODE6
; *****
;
MODE6:
LED_D=#0 (XA)             ; Clear display data
(LED_D+2)=#0 (XA)
HL=#20H
;
while(MODE_P==HL) (XA)    ; Mode=6?
;
;   if_bit(KCHA_F)           ; Does key change?
;       ?CLR    KCHA_F
;       ?CALL   KEYIN        ; Key data conversion processing
;
;   if_bit(NOKEY_F)          ; No key input?
;       ?CLR    NOKEY_F
;       ?CLR    LEDST_F      ; Turn off LED display
;   else
;       LED_D=XA             ; Set key data in display area
;       ?SET    LEDST_F      ; Turn on LED display
;   endif
;
;   endif
;
HL=#20H
endw
?CLR    LEDST_F           ; Turn off LED display
RET
;
; *****
;                               MODE7
; *****
;
MODE7:
LED_D=#0 (XA)             ; Clear display data
(LED_D+2)=#0 (XA)
ADM=#01000100B (XA)      ; Set channel 4
HL=#40H
;
while(MODE_P==HL) (XA)    ; Mode=7?
;
;   if_bit(AKCHA_F)          ; Does key change?
;       ?CLR    AKCHA_F
;       HL=#10H              ; No key input?
;       if(AKEY_D==HL) (XA)
;           ?CLR    LEDST_F  ; Turn off LED display
;       else
;           LED_D=AKEY_D (XA) ; Set key data in display area
;           ?SET    LEDST_F  ; Turn on LED display
;       endif
;
;   endif
;
HL=#40H
endw
?CLR    LEDST_F           ; Turn off LED display
RET
;
; *****
;                               MODE8
; *****
;
MODE8:
LED_D=#0 (XA)             ; Clear display data
(LED_D+2)=#0 (XA)
?SET    LEDST_F           ; Turn on LED display
WM=#00000100B (XA)       ; Set watch timer
DATA_C=#0 (A)            ; Clear data counter
HL=#80H
;
while(MODE_P==HL) (XA)    ; Mode=8?
;

```

```

if_bit(IRQW)
?CLR    IRQW
TIME2_C++
;
if(TIME2_C==#2) (A)
    TIME2_C=#0 (A)
;
    switch(DATA_C)
        case 0:
            SOUND_D=#1 (A)
            break
        case 1:
            SOUND_D=#3 (A)
            break
        case 2:
            SOUND_D=#5 (A)
            break
        case 3:
            SOUND_D=#6 (A)
            break
        case 4:
            SOUND_D=#8 (A)
            break
        case 5:
            SOUND_D=#0AH (A)
            break
        case 6:
            SOUND_D=#0CH (A)
            break
        case 7:
            SOUND_D=#0DH (A)
            break
        default:
            SOUND_D=#0 (A)
    ends
;
    if(DATA_C==#8) (A)
        DATA_C=#0 (A)
    else
        DATA_C++
    endif
;
    LED_D=DATA_C (A)
    ?CALL    SOUND
endif
;
endif
;
HL=#80H
endw
;
?CLR    LEDST_F
SOUND_D=#0 (A)
WM=#0 (XA)
?CALL    SOUND
RET
;
;*****
;                               KEYIN
;*****
;*****MACRO AREA*****
?RORXA    MACRO
;Shift XA register right
        CLR1    CY
        XCH     A,X
        RORC    A
        XCH     A,X
        RORC    A
ENDM
;*****
KEYIN:
HL=#KEY_D+4
KEYIN_W=#0 (A)
;
while(KEYIN_W!=#3) (A)
    C=#0
    XA=@HL
;
    while(C!=#8)
        ?RORXA
;Shift XA register right
;
        if_bit(CY)
            break
        endif
;Check counter
;Key input?

```

```

;
;      C++
;      endw
;
;      if_bit(CY)
;          break
;      endif
;
;      KEYIN_W++
;      XA=#2
;      HL-=XA
endw
;
;      switch(KEYIN_W)
;          case 0:
;              HL=#0
;              break
;          case 1:
;              HL=#8
;              break
;          case 2:
;              HL=#10H
;              break
;          default:
;              ?SET      NOKEY_F
ends
;
;      X=#0
;      A=C
;      XA+=HL
;
;      RET
;
;      *****
;      *                      INTBT
;      *****
;
;      INTBT      CSEG      INBLOCK
;
;      CALLF      !LEDKEY
;      CALLF      !ANKEY
;      RETI
;
;      END

```

; Key input?  
; Increment counter  
; Convert key input data  
; Store conversion result in XA register  
; LED display and key input processing  
; Analog key input processing

**Phase-out/Discontinued**

**NEC**