Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

APPLICATION NOTE





RA75X ASSEMBLER PACKAGE

STRUCTURED ASSEMBLER PREPROCESSOR

Ocument No. EEA-1203 (O. D. No. EEA-603) Date Published April 1991P Printed in Japan

APPLICATION NOTE





RA75X ASSEMBLER PACKAGE

STRUCTURED ASSEMBLER PREPROCESSOR

Phase-out/Discontinued



No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

Phase-out/Discontinued



PREFACE

Target:

This Application Note is intended for the user engineers who understand the uPD75516, ST75X structured assembler preprocessor (RA75X assembler package), and macro processor functions and design application systems using them.

Purpose:

The purpose of the Application Note is for the user to understand the program development method using the ST75X structured assembler preprocessor through uPD75516 application program examples.

Composition:

The Application Note contains the following:

- . Gernral description
- . Structured assembler outline
- . Considerations on use of structured assembler
- . Application program examples

Use:

The Application Note assumes that the reader has general knowledge of elctricity, logical circuits, and microcomputers. It describes the uPD75516 as a typical device. The description is also applied to the common parts to the 75% series.

Legend:

Data representation weight: High-order and low-order digits are indicated from left to right.

Active low representation: xxx (pin or signal name is overlined)

Caution: Caution to which you should pay attention

Remarks: Supplementary explanation to the text

Number representation: Binary number xxxx or xxxxB

Decimal number xxxx




Hexadecimal number xxxx or xxxxH

Macro instruction representation: ?xxxxx (symbol beginning with ?)

SPD: Comparison between SPD representations used in the text and flowcharts is made as shown below:

Caution: This Application Note explains how to develop programs by using the ST75X structured assembler preprocessor and does not gurantee the reliability of the programs contained herein.







Explanation of Package: The items in Explanation of Package are as follows:

<public declaration="" symbols=""></public>	If external reference declaration of the symbols is made by a user program, the symbols can be referenced within the user program.
<registers></registers>	Indicates the general purpose registers used by the package.
<ram area=""></ram>	Indicates the RAM area used by the package.
<nesting></nesting>	Indicates the nesting level and the maximum size of the stack area used.
<hardware></hardware>	Indicates the peripheral hardware used by the package.
<interrupts></interrupts>	Indicates the interrupts used by the package.
<initialization></initialization>	Indicates initialization required to operate the package. Unless otherwise noted, the programs described in the Application Note are assumed to operate with SCC=0 and PCC=3.
<start method=""></start>	Indicates start method of package.

Relevant Documents

Product name	Document name	Document No.	Abbreviation in Application Note
RA75X assembler pakage	User's manual (language)	EEM-747	Language
	User's manual (operation) based on MS_DOS TM	EEM-745	Language
	ST75X user's manual	EEU-642	ST75X UM
Macro processor	User's manual	EEM-722	Macro UM
uPD75516	Pamphet Data sheet User's manual Instruction use table Application Note (I) basic	IB-5051 IC-7580 IEM-5049 IEM-5036 IEM-5104	



CONTENTS

	<u>Page</u>
CHAPTER 1 GENERAL DESCRIPTION	1-1
CHAPTER 2 STRUCTURED ASSEMBLER PREPROCESSOR OUTLINE	2-1
2.1 What is Structured Assembler?	2-1
2.2 ST75X Outline	2-1
2.2.1 ST75X processing flow	2-4 2-5
CHAPTER 3 CONSIDERATIONS ON USE OF STRUCTURED ASSEMBLER	3-1
3.1 Considerations on Program Description	3-1
3.2 Structured Assembler and Macro Instructions	3-5
3.3 Use of Switch Statement	3-7
3.4 Use of While Statement	3-9
3.5 Program Design Wethod Using SPD	3-10
3.5.1 What is SPD?	3-10
CHAPTER 4 SCALE GENERATION PROGRAM	4-1
4.1 Explanation of Program	4-1
4.1.1 Program outline	4-3 4-4
4.2 SPD	4-6
4.3 Program Example	4-7
CHAPTER 5 A/D CONVERSION PROGRAM	5-1
5.1 Explanation of Program	5-1
5.1.1 Program outline	5-3 5-3



5.2	SPD	5-5
5.3	Program Example	5-6
CHAPTER 6	ANALOG KEY INPUT PROGRAM	6-1
6.1	Explanation of Program	6-1
6.1.1 6.1.2 6.1.3 6.1.4	Explanation of structured assembler Explanation of macro instructions	6-3 6-3
6.2	SPD	6-6
6.3	Program Example	6-7
CHAPTER 7	COMMUNICATION PROGRAM WITH EEPROM	7-1
7.1	Explanation of Program	7-1
7.1.1 7.1.2 7.1.3 7.1.4	Explantaion of structured assembler Explanation of macro instructions	7-4 7-5
7.2	SPD	7-7
7.3	Program Example	7-9
CHAPTER 8	SBI COMMUNICATION PROGRAM	8-1
8.1	Explanation of Program	8-1
8.1.1 8.1.2 8.1.3 8.1.4	Explantaion of structured assembler Explanation of macro instructions	8-5 8-7
8.2	SPD	8-10
8.3	Program Example	8-13
CHAPTER 9	NOTATION ADJUSTMENT PROGRAM	9-1
9.1	Explanation of Program	9-1
9.1.1 9.1.2 9.1.3 9.1.4	Explantaion of structured assembler Explanation of macro instructions	9-2 9-4
9 2	SDD	0 5



9.	3	Program Example	9-7
CHAPT	ER 1	0 LED DISPLAY AN KEY INPUT PROGRAM	10-1
10	. 1	Explanation of Program	10-1
	10.1	.1 Program outline	10-1
10	. 2	SPD	10-6
10	. 3	Program Example	10-7
APPEN	DIX A	A ASSEMBLY LISTS	A-1
A.:	1	Scale Generation Program	A-1
A.:	2	A/D Conversion Program	A- 3
Α.	3	Analog Key Input Program	A-5
Α.	4	Communication Program with EEPROM	A-8
A.:	5	SBI Communication Program	A-11
A.	6	Notation Adjustmet Program	A-1 6
Α.	7	LED Display and Key Input Program	A-20
APPENI	DIX 1	B MAIN PROGRAM EXAMPLE	A-24
В.	1	Scale Generation (Mode 1)	A-25
В.	2	EEPROM Read/Write (Mode 2)	A-27
в.:	3	A/D Conversion (Mode 3)	A-30
В.	4	SBI Communication (Mode 4)	A-32
В.	5	Notation Adjustmet (Mode 5)	A-36
В.	5	Key Input (Mode 6)	A-38
в.	7	Analog Key Input (Mode 7)	A-40
в.	3	Scale Generation and Display (Mode 8)	A-42
В.9	9	Circuit Diagram	A-43
В.	1 0	Program Example	A-45



CONTENTS OF FIGURES

Fig.	No. Tit	<u>.e</u>	<u>Page</u>
3-1	Flowchart 1		3-10
3-2	SPD1		3-11
3-3	Flowchart 2	• • • • • • • • • • • • • • • • • • • •	3-11
3-4	SPD2		3-12
4-1	Scale Generation Diagram	•••••	4-1
5-1	A/D Conversion Diagram	•••••	5-1
5-2	A/D Conversion Timing Cha	rt	5-2
6-1	Analog Key Diagram	• • • • • • • • • • • • • • • • • • • •	6-1
7-1	Communication Diagram wit	ch EPROM	7-1
8-1	SBI Communication Diagram	1	8-1
8-2	Address, Command, and Dat	a Transter Formats	8-2
8-3	\overline{ACK} When Error Occurred .	•••••	8-4
10-1	LED and Key Diagram	•••••	10-1
10-2	LED Display Patterns	•••••	10-2
B-1	Circuit Diagram		A-43



CONTENTS OF TABLES

Table	e No. <u>Title</u>	<u>Paqe</u>
2-1	Structured Assembler Control Statements	. 2-4
2-2	Structred Assembler Operators	. 2-5
2-3	Structred Assembler Pseudo Instructions	. 2-5
3-1	SPD and Flowchart	. 3-13
4-1	Scale Frequencies	. 4-2
4-2	Scale Data and Output Scale	. 4-2
5-1	Correspondence between ACHN_P and Analog Channels	. 5-2
6-1	Correspondence between Analog Key and Stored Data	. 6-2
6-2	Correspondence between Analog Key and A/D Conversion Value	. 6-2
9-1	SIN_P Data and Notation	9-1
10-1	Correspondence between Keys and Memory Bits	10-2
B-1	Correspondence between Keys and Modes	. A-24
B-2	Correspondence between Keys and Scale and Display	
	Data	. A-25
B-3	Correspondence between Keys and Input Data	. A-27
B-4	Correspondence between Keys and Analog Channels	. A-30
B-5	Slave CPU Command List	. A-32
B-6	Correspondence between Keys and Input Data	. A-33
B-7	Correspondence between Key and Data	. A-36
B-8	Correspondence between Keys and Display Data	. A-38
B-9	Correspondence between Analog Keys and Display	
	Data	. A-40
B-10	Correspondence between Display Data and Scale	. A-27

Phase-out/Discontinued



CHAPTER 1 GERNERAL DESCRIPTION

When larger memory space can be used as microprocessor performance improves, various requests are also made for built-in programs.

Consequently, programs become large-scaled and complicated; the number of steps required for program development continues to increase. Program development in the conventional assembly language requires a great number of steps as compared wite the high-level languages. In addition, it is difficult to develop; programs by a group, reuse once prepared programs, etc. For these reasons, built-in program development is oriented for the high-level languages gradually.

However, a compiler is bad in object efficiency as compared with assembler, and is not practical in the 4-bit world. If a high-level language debugger does not exist, it is difficult to debug programs and peripheral function handling instructions that single-chip microcomputers feature cannot be described. If language specifications to enable peripheral function handling instruction description are adopted, easy portability, one of high-level language features must be sacrificed.

Then, "structured assembly language" which lies between the assembly language and high-level language has been proposed.

The Application Note is prepared for you to develop programs using the Structured Assembler Preprocessor (ST75X) for uCOM-75X family development attached to the RA75X assember package. It explains the program development method in the structured assembly language by taking programs using the uPD75516 as examples.

The uPD75516 is a 4-bit single chip microcomputer which has features of internal A/D converter, high-speed processing, and a large number of I/O lines adopting the uCOM-75X family architecture.



The uPD75516 has the following features:

- . 16K-byte ROM and 512 \times 4-bit RAM
- . 8 x 4-bit x 4-bank general purpose registers
- . High-speed operation: Minimum instruction execution time 0.95 us (during 4.19-MHz operation)
- . 64 I/O lines
- . Internal A/D converter
- . Internal timer pulse generator
- . Four channels of timers
- . Nine interrupt sources
- . Efficient instruction set which enables 1-,4-, and 8-bit data handling.
- . Very low power watch opration in standby mode (subsystem clock operation)



CHAPTER 2 STRUCTURED ASSEMBLER PREPROCESSOR OUTLINE

2.1 What is Structrued Assembler?

The structured assembly language is used for structured programming using control statements such as if and for.

The structured assembly language has the following three features:

- (1) Program can be written easily.
 - . Label name for a branch need not be considered
 - . Transfer instruction which is very descriptive can be described with symbols.
- (2) Program can be read easily.
 - . Program structure is cleared.
 - . Operation or transfer between memory and register can be described in one statement
 - . Programs written by other persons are read easlily.
 - . Program maintenance (modification) is facilitated.
- (3) Easy desk debug.


2.2 ST75X Outline

One of the ST75X unique features is the preprocessor format which enables program size optimization processing.



2.2.1 ST75X Processing flow


Structured assembler processing flow is shown below:





The processing flows when the structured assembler and macros are used at the same time are shown below:

① Structured assembler -macro ② Macro -structured assembler



Execute the programs in the Application Note in flow (1) .



2.2.2 Control Statements

Table 2-1 lists the control statements that can be used with ST75X. (For details, see ST75X UM Chapter 3.)

Table 2-1 Structured Assembler Control Statements

	Control	statement
if statement	if [elseif] [else] endif	if_bit [elseif_bit] [else] endif
switch statement	swich case [default] ends	
for statement	for next	
while statement	while endw	while_bit endw
until statement	repeat until	repeat until_bit
goto statement	goto	
Other statements	break	
	continue	



2.2.3 Operators

Table 2-2 lists the operators that can be used with ST75X. (For details, see ST75X UM 2.4.)

Table 2-2 Structured Assembler Operators

Operator type	Operator		
Assignment	= , += , -= , &= . = , ^=		
Increment and decrement	++ ,		
Exchange	< - >		
Comparison	== , != , < , > , >= , <=		
Logical Relational	&& ,		

2.2.4 Pseudo Instructions

Table 2.3 lists the pseudo instructions that can be used with ST75X. (For details, see ST75X UM Chapter 4.)

Table 2-3 Structured Assembler Pseude Instructions

Pseudo instruction type	Pseudo_instruction
Identifier definition	#define
Conditional processing	#ifdef #else #endif
Include	#include
GETI replacement	#defgeti #endgeti

Phase-out/Discontinued



CHAPTER 3 CONSIDERATIONS ON USE OF STRUCTURED ASSEMBLER


3.1 Considerations on Program Description

If a structured assembler program is described by considering the description positions so that an assembly list used in machine debug is made visible, a visible assembly list is prepared and the debug effeciency is improved.

If a program is described in deep nesting without considering the structured assembler description position, structured statement and assembler mnemonics and comment statements are output out of position on the assembly list, as shown in Example 1.

Example 1: Illegible assembly list example


. Source list



The structed assembly language and assembly language are mixed; this list is not visible.



. Assembly list




The structued assembly language and assembly language are mixed; this list is not visible.

In contrast, the assembly list of a program described in shallow nesting by considering the description position is made visible as shown in Example 2.




Example 2: Visible assembly list example

. Source list



. Assembly list



Output to the same position as the assembler mnemonics.



On the assembly list, tab count is specified as an option in conversion by the structured assembler preprocessor (-WT4, 5, 6).

The ST75X start method is as follows:

<Start method>

A > ST75X file name -WT4, 5, 6

Structured statements as comment statements, assembler mnemonics (containing mnemonics as comment statements), and comment statements are output to positions A, B, and C of the assembly list respectively. The assembly list becomes visible.




3.2 Structured Assembler and Macro Instructions

As described above, if a program is described by considering the description positions, its assembly list becomes visible. It can be furthermore made visible by using macro instructions.

An example of adding macro instruction to the program shown above is given below:

Example 3:

. Source list



```
SOUND:
                                                                       ; Disable INTTO interrupt
         LETO
7C1.R
?CLR
         MBI:
        PORT2.0
?CLR
if( SOUND_D!=#0 ) (A)
                                                                       ; Scale data?
    X = # 0
    A=SOUND D
?TABLE TMODO, @PCXA
                                                                       ;Store timer pulse data
    TMO=#01111100B (XA)
                                                                        Set timer
                                                                       : Enable pulse output
    7 SET
             TOEO
else
                                                                       ;Disable pulse output
    7CLR
             TOKO
endif
ŔET
ÉND
```



. Assembly list

28 29 0010 30		; SOUND: :7CLR 1RTO				indeals Tarnor
	C9C	; TCLR NBE		CLRI	1 E.LO	Disable INTTO
	C90	; YCLR PORT2.0		CJ,R1	MDR	Incorr up c
	CC2	·		CLRI	PORT2.0	
37 38 0016 A3 39 0018 93 40 001A 0 41 001B 01		if(SOUND Di=#0) (A)		MOV SKE BR BR	A, SOUND D A.#0 771 772	Scale data?
42 001C 43 44 001C 9	A09	; X=#0	771:	MOY	X.#0	
45	34F	: A*SOUND D : 7TABLE THOOD, @PCXA		MOY	A, SOUND D	Store timer
48 0020 D 49 0021 9	() 2 A 6			MOA.I.	XA, #PCXA TMODG, XA	pulse data
52 0025 9	97C 2A0	; TMO=#01111100B (XA)		HOV	XA,#01111100B	;Set timer
	5 A 2	; 7SKT TOKO		SKTT	токо	Enable pulse output
55 56 0029 0 57 002A	2	;else	772:	MI	773	
58 59 002A B	482	; ?CLR TORO		ciri	TORO	Disable pulse output
60 61 002C 62		; end i f	773:	- 1		- a - T- a - a
63 002C 16 64 65	Ж	RET : END		/		

The assembler mnemonics expanded by the macro processor are output to this position.

On the assembly list, the tab count is specified as an option in conversion by the structured assembler preprocessor (-WT4, 5, 6).

To macro instructions, assemble in the following order:

- 1. Structured assembler preprocessor
- 2. Macro processor
- 3. RA75X assembler



3.3 Use of Switch Statement

The structured assembler switch statement can be used as described below:

(1) When break statement is used

switch (condition)
 case 1:

Process 1

break

case 2:

Process 2

break

case 3:

Process 3

break

case 4:

Process 4

endsw

If the condition is 2, process 2 only is executed and the switch statement is exited.

(2) When break statement is not used

switch (condition)

case 1:

Process 1

A = #2

case 2:

Process 2

A = #3

case 3:

Process 3

break

case 4:

Process 4

endsw

In this example, processing is performed depending on the condition as follows:

- . Condition = 1: Process 1 process 2 process 3
- . Condition = 2: Process 2 -- process 3
- . Condition = 3: Process 3
- . Condition = 4: Process 4



A value is set in the A register because the A register value for actual condition decision at the assembler mnemonic level must be changed to the next condition.

Thus, the programming efficiency can be improved by using the switch statement.



3.4 Use of while Statment

If forever is used for the structured assembler while statement condition and the while statement is existed by a skip instruction, the programming efficiency can be improved.

```
while (forever)
Process 1
HL++
```

endw

In this example, when process 1 and HL register increment are repeated and HL register increment generates a carry, the while statement is exited. If the while statement is used in such a manner, the number of branch instructions output by the structured assembler preprocessor is reduced and the programming efficiency is improved.

Example:

```
MAIN PROGRAM
         VENTO MBE-0, RBE-1, START
START
         CSEG
                  INBLOCK
         SEL
                  RB1
         SP-#0 (XA)
PCC-#3 (A)
         HL-#20H
                           ; RAM CLEAR (20H-0FFH)
         A-#0
         while (forever)
                  A-JHO
                  HL++
         endw
         SET1
                  MRE
        SEL.
                  MB1
                           ; RAM CLEAR (100H-1FFH)
         while(forever)
                  OHL-A
                  H1.++
         endw
```



3.5 Program Design Method Using SPD

3.5.1 What is SPD?

SPD is short for Structured Programming Diagram which is a design description technique for structured programming proposed by NEC.

IBM HIPO, HITACHI PAD, NTT HCP, etc., are based on similar concept to SPD.

3.5.2 SPD merits

SPD can be managed as a file with a wordprocessor. Thus, the design can be updated easily.

Next, flowcharts and the SPD program design method are described by taking a 1000-yen note exchange machine as an example.

Now, let's design exchange processing of a 1000-yen note into 10 100-yen coins. Fig. 3-1 shows flowchanrt.

MONEY INPUT

(If: 1000yen note?

YES


Output 10
100-yen coins

Reject money

Fig. 3-1 Flowchart 1



Fig. 3-2 SPD1



Now, let's add a new function to the exchange machine to enable the user to select by pressing a given button as follows:

- . Button 1: 10 100-yen coins
- . Button 2: Five 100-yen coins and a 500-yen coin
- . Button 3:

Two 500-yen coins

Fig. 3-3 and 3-4 show flowchart and SPD of the program design.





Fig. 3-3 Flowchart 2



Fig. 3-4 SPD2



In this example, if the program is designed with flowchart, Figs. 3-1 to 3-3 are used. However, since button selection processing is added, the shaded portion of Fig. 3-3 must be all rewritten.

However, when the program is designed with SPD, if Fig. 3-2 is predescribed with a wordprocessor, Fig. 3-4 can be easily obtained by describing only the added function with the wordprocessor insertion function.

Thus, program design which is software design basis can be made easily and precisely by using SPD.

Program design errors and bugs can also be reduced.



3.5.3 SPD and flowchart

Table 3-1 lists the correspondence between SPD description and flowchart description.

Table 3-1 SPD and Flowchart







Table 3-1 SPD and Flowchart (Cont'd)






CHAPTER 4 SCALE GENERATION PROGRAM

4.1 Explanation of Program

A program example is given which outputs scale to the external by using the TPOO pin (TO (timer/evenet counter 0) output).

4.1.1 Program outline

Fig. 4-1 Scale Generation Diagram



The output frequency from the P20/PT00 pin is determined by the CP (count pulse) determined by TM0 (timer/event counter 0 mode register) and the value set in the TMOD0 (modulo regiter). Table 4-1 lists the values to be set in TMOD0 for the scale and frequency errors for the scale frequencies when $f_{\rm X}/2^4$ ($f_{\rm CP}$ = 262 kHz at $f_{\rm X}$ = 4.194304 MHz) is selected for the CP.

Remarks: fx: Main system clock frequency

f_{CP}: Count pulse frequency



Table 4-1 Scale Frequencies

S	cale	Frequency	Value set in modulo	Output from	TPOO pin
	cuic	(Hz)	register (H)	Frequency (Hz)	Error
Do	C .	523.25	FA	522.20	-0.20
	$C^{\#}$, D^{b}	554.37	EB	555.39	0.18
Re	D	587.33	DE	587.77	0.08
	$\mathrm{D}^{\#}$, E^{b}	622.26	D3	618.26	-0.64
Mi	E	659.25	C7	655.36	-0.59
Fa	F	698.46	BC	693.50	-0.71
	$\mathtt{F}^{\#}$, $\mathtt{G}^{\mathtt{b}}$	739.98	B1	736.36	-0.49
So	G	783.98	A 6	780.19	-0.48
	G [#] , A ^b	830.61	9E	824.35	-0.75
Ra	A	880	94	879.67	-0.04
	$\mathtt{A}^{\#}$, $\mathtt{B}^{\mathtt{b}}$	932.33	8C	929.58	-0.29
Si	В	987.77	84	985.50	-0.23
Do	C	1046.5	7C	1048.57	0.20
	$C^{\#}$, $D^{\mathbf{b}}$	1108.74	75	1110.78	0.18
Re	D	1174.66	6F	1170.29	-0.37

When the scale generation program is called as a subroutine, it generates scale corresponding to data in the scale data area (SOUND_D).

When the data is 0, output stops. Table 4-2 lists the scale corresponding to data 1H-FH.

The once output scale continues until the next subroutine call is made.

Table 4-2 Scale Data and Output Scale

Data	0	1	2	3	4	5	6	7
Scale	-	Do	Do#	Re	Re [#]	Mi	Fa	Fa [#]
Data	8	9	A	В	С	D	E	F
Scale	So	So [#]	Ra	Ra#	Si	Do	Do#	Re



4.1.2 Explanation of structured assembler

The program inputs timer pulse data from scale data by using the following data table:

	··· - · · · · · · · · · · · · · · · · ·		— Data table ————
SOUTBL	CSEG	PAGE	; Timer pulse data table
	DB	0	Rest
	DB	0FAH	; Do
	DB	0EBH	; Do#
	DB	0DEH	; Re
	DB	0D3H	; Re#
	DB	0C7H	; Mi
	DB	0BCH	, Fa
	DB	0B1H	;Fa#
	DB	0A6H	; So
	DΒ	9EH	; So#
	DB	9411	La
	DB	8CH	; La#
	DB	84H	; Si
	DB	7CH	; Do
	DB	75H	; Do#
	DB	6FII	;Re#

Although the switch statement can also be used with the structured assembler, the programming efficiency is not good if the switch statement is used when a large number of data pieces are processed.

```
Switch statement
                   description example
switch (SOUND D)
                                ; Rest
         case 0:
                 XA = \#0
                 break
                                ; Do
         case 1:
                 XA = #0FAH
                 break
                                ; Do#
         case E:
                 XA = #75H
                 break
         case F:
                               ; Re#
                 XA = #6FH
ends
TMOD0 = XA
                              ; Store in modulo register
```



4.1.3 Explanation of macro instructions

The following three macro instructions are used:

. ?TABLE: Table data is read by executing a table look-up

instruction and stored in TMODO.

. ?SET: Is converted into a SET1 instruction.

. ?CLR: Is converted into a CLR1 instruction.

Since the assembler mnemonics must be directly described for the SET1 and CLR1 instructions, the ?SET and ?CLR macro instructions are used for description. (See 3.2.)

4.1.4 Explanation of package

<Public declaration symbols> SOUND D

<Registers>

. Bank: RBE x RBS . Register: XA

<RAM area>

Address	Name	Use	Initial value
4FH	SOUND_D	Scale data area	

<Nesting>

One level (4 x 4-bit stack area)

<Hardware>

- . Port: Port 2.0 (PTO0 output pin)
- . TO (timer/event counter 0)

<Initialization>

PCC - 3H

Port 2 - output mode




<Start method>
Call SOUND.



4.2 SPD

SOUND (subroutine)





4.3 Program Example

SOUND (subroutine)

```
PUBLIC SOUND
?TABLE MACRO P1, P2
                                                             : Store P2 table data in Pl
                                              MOVT
                                                     XA. P2
                                              MOY
                                                     P1, XA
       ENDM
7584
       MACRO
              PE
                                                             SET1 instruction
                                              SETI
                                                     PΤ
       ENDM
?CLR
       MACRO
              P 1
                                                             CLRl instruction
                                                     P1
                                              CI.R1
       ENDM
SOUND_D DSEG
               O AT 4FII
                                                             Scale data area
       DS
               141
SOUTHL CSEC
               PAGE
                                                             :Timer pulse data table
       DB
                                                             :Rest
       ÐB
               OFAH
                                                             : Do
       ÐB
               0 EBII
                                                             : Do#
       DB
               0 DEH
                                                             :Re
       DB
               0 D 3 II
                                                             :Re#
       DB
               0 C 7 II
                                                             Mi
       ÐΒ
               0 BCH
                                                             Fa
       DΒ
               OBIN
                                                             Fa#
       DB
               0.461
                                                             :80
       DB
               9 E II
                                                             :So#
       DB
                                                             :La
       DB
               8 CII
                                                             :La#
       DB
               8411
                                                             Si
       DB
               7 CII
                                                             ; Do
       DB
               7511
                                                             ;Do#
       DB
               6 F II
                                                             :Re
SOUND:
?CLR
       1ETO
                                                             :Disable INTTO interrupt
?CLR
       MBE
?CLR
       PORT2. 0
if( SOUND_D1=#0 ) (A)
                                                             ;Scale data?
   X = #0
   V=20NND_D
   ?TABLE TMODO, @PCXA
                                                             :Store timer pulse data
   TMO=#01111100B (XA)
                                                             :Set timer
   ?SET TOEO
                                                             :Enable pulse output
elsc
   ?CLR
           TOEO
                                                             :Disable pulse output
endif
RET
```

Assembly list is given in A.1.

Phase-out/Discontinued




CHAPTER 5 A/D CONVERSION PROGRAM

5.1 Explanation of Program

A program example is given which stores the conversion result in a data area by using the uPD75516 8-bit precision A/D converter which has eight analog input channels.

5.1.1 Program outline

Fig. 5-1 A/D Conversion Diagram



The analog input signal to be converted into digital from is selected by setting ADM (A/D conversion mode register) bits 6 to 4.

The example program uses ANO-AN3 (analog channels 0-3). Analog channel is selected by setting data in the analog channel pointer (ACHN_P).

Table 5-1 Lists the Correspondence between ACHN_P data and the analog channels.



Table 5-1 Correspondence between ACHN P and Analog Channels


ACHN_P	Analog channel
0	ANO
1	AN1
2	AN2
3	AN3

A/D conversion is started by setting SOC (AMD bit 3) to 1.

After set, the SOC bit is automatically reset to 0. The A/D conversion is executed by the hardware (successive approximation) and the 8-bit data of the conversion result is stored in the SA register. When the A/D conversion terminates, EOC (ADM bit 2) is set to 1.

Fig. 5-2 shows A/D conversion timing chart.

Fig. 5-2 A/D Conversion Timing Chart





5.1.2 Explanation of structured assembler

The program makes an infinite loop by using forever for the while statement condition and waits until EOC is set to 1 after communication terminates. When EOC is set to 1, the program performs processing and exits the while loop when break appears.

```
while loop 1

while (forever)

if_bit (EOC)

? STORE ADM, ACHN_P, #8

break

endf

endw
```

This can also be described as follows:

```
while loop 2

while_bit (!EOC)
endw
?STORE ADM, ACHN_P, #8
```

5.1.3 Explanation of macro instructions

The following three macro instructions are used:

- . ?STORE: ANDs the ACHN_P value with 7 and checks to see if errnoeous data is entered in ADM, then sets in the high-order bits of ADM and 8 in the low-order bits.
- . ?WAIT: Waits for four machine cycles from A/D conversion start to EOC reset.
- . ?CLR: Is converted into a CLR1 instruction.



5.1.4 Explanation of package

<Public declaration symbols> ADCNV D

<Registers>

. Bank: RBE x RBS . Register: XA

<RAM area>

Address	Name	Use	Initial value
47H	ACHN_P	Analog channel pointer	
48H-49H	ACONV_D	A/D conversion data area	

<Nesting>

One level (4 x 4-bit stack area)

<Hardware>

- . Port: ANO, AN1, AN2, AN3
- . A/D converter

<Initialization>

PCC - 3H


<Start method>

call ADCNV.



5.2 SPD

ADCONV (subroutine)





5.3 Program Example

ADCNV (subroutine)

```
PUBLIC ACONV_D
?STORE MACRO P1, P2, P3
                                                      : Store P3 and (P2 and 7) in Pl
                                         MOV
                                              A, P2
                                         AND
                                               A, #7
                                         MOV
                                               X, P3
                                         X CH
                                               A, X
                                         MOV
                                               P1, XA
      ENDM
?WAIT MACRO
                                                      ; Wait for four machine cycles
                                         NOP
                                         NOP
                                         NOP
                                         NOP
      ENDM
?CLR
     MACRO P1
                                                     : CLRl instruction
                                         CLRI
      ENDM
ACHN P DSEG 0 AT 47H
                                                      : Analog channel pointer
      DS
ACONV_D:DS
            2
                                                      :A/D conversion data area
ADCNV CSEG INBLOCK
?CLR
       MBE
while(forever)
   if_bit(EOC)
                                                       Does conversion terminate?
      ?STORE ADM, ACHN_P, #8
                                                       Set data and start conversion
      break
   endif
endw
?WAIT
while(forever)
   if_bit(EOC)
                                                       :Does conversion terminate?
      ACONV_D=SA (XA)
                                                       Store conversion result data
       break
   end i f
endw
RET
END
```

Assembly list is given in A.2.




CHAPTER 6 ANALOG KEY INPUT PROGRAM

6.1 Explanation of Program

A program example is given which stores analog key input data in a data area by using A/D converter.

6.1.1 Program outline

Fig. 6-1 Analog Key Diagram



The example program uses AN4 (analog channel 4). There are 16 analog keys. Key input is enabled when a match is found 10 times (about 20 ms) by interrupt for chattering. If key data changes, the key change flag (AKCHA_F) is set.

Table 6-1 lists the correspondence between the analog keys and data stored in the key data area (AKEY_D).



Table 6-1 Correspondence between Analog Keys and Stored Data

Analog	key		AS1	AS2	AS3	AS4	AS5	AS6	AS7	AS8
Stored	data	[H]	0		2	3	4	5	6	7
Analog	key		AS9	AS10	AS11	AS12	AS13	AS14	AS15	AS16
Stored	data	[H]	8	9	A	В	С	D	E	F

Table 6-2 lists the A/D conversion values when analog keys AS1-AS16 are pressed although a slight error is contained.

Table 6-2 Correspondence between Analog Keys and A/D Conversion Value

Analog key	AS1	AS2	AS3	AS4	AS5	AS6	AS7	AS8
Conversion value	00н	10н	20н	30н	40H	50H	60H	70н
Analog key	AS9	AS10	AS11	AS12	AS13	AS14	AS 15	AS16
Conversion value	80н	90н	АОН	вон	СОН	D0H	EOH	F0H



6.1.2 Explanation of structured assembler

Here, a given A/D conversion value is converted into key data of OH-FH as described below:

Con	version of A/D conversion value to key data
A<->X	; The high-order part and low-order part of A/D conversion value in XA register are exchanged.
BC = XA	; The resultant value is set in BC register.
A<->X	; The A/D conversion value is restored.
B=#0	; The high-order part of BC register (low-order part of the A/D conversion value) is restored to 0.
?CMPHL	; The low-order bits of the A/D conversion value are set in the address addressed by HL register.
if(@HL>#7C)	(A) ; If the low-order bit value of the A/D conversion value is greater than 7,
BC++	
NOP	
endif	; The BC register value is incremented.

6.1.3 Explanation of macro instructions

The following three macro instructions are used:

. ?CMPHL: Sets work area (WORK_W) address in the HL register and stores A register data in WORK_W.

If relational operator ">" is used in a conditional expression, a comparison between the A register and @HL can only be made in 4-bit data comparison. The ?CMPHL instruction is used to set comparison data in @HL.

. ?SET: Is converted into a SET1 instruction.

. ?CLR: Is converted into a CLR1 instruction.



6.1.4 Explanation of package

<Public declaration symbols> AKCHA_F

<Registers>

. Bank: REB x RBS . Registers: XA, HL, BC

<RAM area>

Address	Name	Use	Initial value
40H-41H	AKEY_D	Key data area	
42H-43H	AKEY_W	Chattering work area	
44H.0	AKCHA_F	Key change flag	0
44H.1	ACHCT_F	Chaterring count flag	0
45H	ACH_C	Chaterring counter	0
46H	CMP_W	Work area	

<Nesting>

One level (6 x 4-bit stack area)

<Hardware>

- . Port: AN4
- . A/D converter
- . BT (basic interval timer)

<Interrupts>

. INTBT

<Initialization>

- . PCC ← 3H
- . BT (inverval = 1.95 ms)
- . ADM (analog channel 4)
- . INTBT enable




<Start method>

. Call ANKEY by making an INTBT interrupt.



6.2 SPD

ANKEY (subroutine)





6.3 Program Example

ANKEY (subroutine)

```
PUBLIC AKCHA F
AKEY_D DSEG O AT 40H
                                       : Analog key data area
                                      : Analog key work area
AKFLG: DS
                                      Analog flag area
Analog chattering counter
ACH C: DS
CMP_W: DS
                                       Work area
AKCHA F EQU
         AKFLG. D
                                      Analog key change flag
ACHET F EQU
Analog chattering count flag
                                : Store comparison data in HL
?CMPIIL MACRO
                             MOV
                             MOY
                                 MIL. A
    ENDM
    MACRO PI
                                       : SET1 instruction
                             SET1 PI
    ENDM
    MACRO PI
                                       : CLRl instruction
                             CLRI PE
    ENDM
.
ANKEY CSEG INBLOCK
                                       Does conversion terminate?
while bit (!EOC)
end♥
XA=SA
                                       :Store conversion data
7SET
    SOC
                                       :Start the next conversion
A<->X
                                       'Correct key data
BC=XA
A<->X
B=#0
2CMPHI.
15(8HL>#7) (A)
BC++
Nop
endif
If (AKEY_WI=BC) (XA)
                                      : Is data changed?
                                       Set new data
  AKEY_W=BC (XA)
  ACH_C=#(OFH-10) (A)
?SET ACHCT_F
                                       Set chattering counter
  If_bit(ACHCT_F)
    If (ACII_C!=#OFH) (A)
       ACH_C++
                                       :Increment counter
    else

?CLR ACHCT_F
                                       :Terminate count
       IT (AKEY_WI=BILL) (XA)
                                       :Set key change flag
         7SET AKCHA_F
       endif
       XA+AKEY_W
       BIIL = XA
     endif
  endif
endif
RET
END
```

Assembly list is given in A.3.

Phase-out/Discontinued




CHAPTER 7 COMMUNICATION PROGRAM WITH EEPROM

7.1 Explanation of Program

A program example is given which communicates with EEPROM by using the serial interface (channel 0).

7.1.1 Program outline

Fig. 7-1 Communication Diagram with EPROM



uPD6252 is used for EPROM. It is 2048-bit (256-word x 8-bit) electrically erasable programmable nonvoltile memory.

Write operation and read operation can be performed on 2-line or 3-line serial bus interface. The example program uses the 3-line serial I/O mode.

The uPD75516 operates in the 2-line serial I/O mode and P21 is used for the CS pin.

The uPD75516 2-line serial I/O mode has the following features:

- . The two lines of \overline{SCKO} (serial clock) and SBO/SBI (serial data bus) can be used for communication.
- The uPD75516 can communicate with a number of devices by software which handles the output levels to the two lines.

 It can also deal with any desired communication format.



(1) Start bit issuing

To start data transfer, the low-to-high transition of the CS pin (P21) is made when the SCL pin is high.

(2) Command transmission

After the CS pin is turned on, the uPD75516 transmits an 8-bit command.

SDA: Data input

SCL: Serial clock input

Serial data is read on the serial clock rising edge. Transfer is started when data is written into SIOO. FFH is written for reception.

(a) Write

Write is executed after the RANDOM WRITE command MSB [00000000B] is transmitted.

an 8-bit word address is input from the SDA pin, then write data is input in 8-bit units.

The WB (WRITE BUSY) state is entered during the write and SDA pin output goes high. In the WB state, every command input becomes invalid and data transfer is stopped.

(b) Read

Read is executed after the RANDOM READ command [11000000B] is transmitted.

When a word address is input from the SDA pin, the contents of the memory addressed by the word address are



transferred to the read buffer and can be read through the SDA pin.

After the data read terminates, the high-to-low transition of the CS pin is made.

(3) Stop bit issuing

To terminate the data transfer, the high-to-low transition of the CS pin is made when the SCL pin is high. In the WRITE mode, the transferred data is not written into the memory unless stop bit is issued.

The program writes and reads data as described below:

o Write

When the read/write flag (E2RW_F) is set to 1 and the program is called, the program writes the data set in the 8-bit write data area (E2WD_D) into the address set in the 8-bit write address area (E2WA_D).

o Read

When E2RW_F is reset to 1 and the program is called, the program reads the data at the address set in the 8-bit read address area (E2RA_D) and stores it in the 8-bit read data area (E2RD_D).



7.1.2 Explanation of structured assembler

After command transmission, WB signal reception is checked as follows:

```
____ WB signal reception check ____
HL=#0
                     ; Comparison data 0 is set in HL register.
                     ; If the SIOO value is 0, it indicates the
if (SIO0==HL) (XA)
                       WB signal.
            E2RA D ; Read address is transmitted.
     ?SIO2
     ?SIO2
            #OFFH ; Read data is received.
E2RD D = SIOO (XA)
                   ; Read data is stored.
     ?CLR
            CS 0
                    ; Communication termination.
    break
                     ; While loop is existed.
endif
```

The value to be compared in the conditional expression, 0 is set in the HL register before the if statement because the statement if (SIOO = #0) (XA) cannot be described.

SIOSUB communication processing is performed as follows:

```
SIOSUB:

XIO0=XA ; When send data is set in SIOO, communication starts.
repeat

until_bit (IRQCSIO) ; Wait until IRQCSIO is set.

?CLR IRQCSIO ; IRQCSIO is reset.

RET
```



7.1.3. Explanation of macro instructions

The following three macro instructions are used:

- ?SIO2: Sets send data in XA register and calls SIOSUB.
- ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.

7.1.4 Explanation of package

<Public declaration symbols> E2WD D, E2RA D, E2RD D, E2RW F

<Registers>

. Bank: RBE x RBS . Registers:

XA. HL

<RAM area>

Address	Name	Use	Initial value
27Н.3	E2RW_F	Read/write flag	
30H-31H	E2WA_D	Write address area	
32H-33H	E2WD_D	Write data area	
34H-35H	E2RA_D	Read addrss area	
36н-37н	E2RD_D	Read data area	

<Nesting>

Two levels (8 x 4-bit stack area)

<Hardware>

- . Port: P01 (SCKO pin) P03 (SIO/SB1 pin) P21
- . Serial interface (in 2-line serial I/O mode)



<Initialization>

- . PCC ← 3H
- . CSIMO (serial operation mode register 9FH (2-line serial I/O mode)
- . RELT set (SOO latch set)


<Start method>

. Call EEPROM.




7.2 SPD

EEPROM (subroutine)





SIOSUB (subroutine)





7.3 Program Example

(1) EEPROM (subroutine)

```
PUBLIC EZWO_D, EZRA_D, EZRO_D, EZRW_F
E2WA_D DSEG
            0 AT 301
                                                  : Write address area
     DS
            2
                                                  : Write data area
E2WD D: DS
            2
                                                   : Read address area
EZRA D: DS
E2RD_D: DS
                                                   Read data area
                                                   : Read/write flag
EZRW_F EQU
CS_O EQU
            PORTZ. L
                                                   CS for uPD6252
7S102 MACRO PI
                                                  :Transfer data Pl
                                      MOA
                                            XA, PI
                                      CALLE ISTOSUB
      ENDM
      MACRO PI
                                                   :SET1 instruction
2SET
                                      SET1 P1
      MACRO PI
                                                   :CLRl instruction
                                      CLRI PI
EEPROM CSEG INBLOCK
if_bit(E2RW_F)
                                                   : Read mode
    while(forever)
       PCLR MBE
                                                   : Start communication
            C2_0
       7SET
       75102 #0COH
                                                   Transmit random read command
       75102 #0FFH
                                                   Receive WB flag
       111,=#0
       if(S100==IIL) (XA)
                                                   : BUSY?
         75102 E2RA_D
75102 COFFII
                                                   : Transmit read address
                                                   Receive read data
          EZRD_D=S100 (XA)
                                                   Store read data
          7CI.R CS_0
          break
       endif
       ?CI.R CS_0
    while(forever)
                                                   :Write mode
       7CLR MBE
7SET CS_0
                                                    :Start communication
       75102 #0
                                                    :Transmit random write command
       75102 #0FFN
                                                    Receive WB flag
       111.=#0
       (XX) (JH==0012)11
          75102 E2WA_D
75102 E2WD_D
                                                    :Transmit write address
                                                    :Transmit write data
          7CLR CS_0
          break
       ?CLR CS_0
    end*
 endif
 RET
```



(2) SIOSUB (subroutine)

SIOSUB:

S100=XA

repeat

until_bit(IRQCS10)

?CLR

IRQCSIO

RET

END

:Transfer data

:Wait for communication to terminate

Assembly list is given in A.4.




CHAPTER 8 SBI COMMUNICATION PROGRAM

8.1 Explanation of Program

A program example is given for SBI communication with slave CPU by using the serial interface.

8.1.1 Program outline

Fig. 8-1 SBI Communication Diagram



The example program performs SBI communication processing as follows:

(1) Address transmission

Data (0) is set in the communication code pointer (SBI_P). An 8-bigt address is set in the send data area (SBITR_D). The program is called.

(2) Command transmission

Data (1) is set in SBI_P. An 8-bit command is set in SBITR D. The program is called.



(3) Data transmission

Data (2) is set in SBI_P. 8-bit data is set in SBITR_D. The program is called.


(4) Data reception

Data (3) is set in SBI_P and the program is called.

Fig. 8-2 shows the address, command, and data transfer formats.


Fig. 8-2 Address, Command, and Data Transfer Formats

(a) Address transfer







(b) Command transfer










Whether or not an error occurred in the slave CPU is judged depending on the acknowledge signal (\overline{ACK}) returned by the slave CPU.

Fig. 8-3 ACK when an Error Occurred





After 8-bit data transfer is complete (INTCSI occurs), the master CPU checks the acknowledge signal (\overline{ACK}) teturned by the slave CPU.

If the slave CPU does not return the \overline{ACK} signal within a given time after transfer terminates, the master CPU decides that an error occurred in the slave CPU, and transmits dummy \overline{ACK} signal to the slave CPU. (See Fig. 8-3.)

The program counts the \overline{ACK} signal wait time based on the timer/event counter interval time. If the \overline{ACK} signal is not received from the slave CPU by the time the 16th INTTO occurs after the transfer terminates, it is decided that an error occurred.

When an address, command, or data is transmitted, the same data is written into both SIOO (shift register) and SVA (slave address register) for an error check when send data changes on the bus line.

8.1.2 Explanation of structured assembler

The program performs signal output and data setting by using the switch statement. Address transmission, command transmission, data transmission, and data reception differ in signal output and data setting.



```
Signal output and data setting -
                     ; SBI P value is set in A register as
switch(SBI_P)
                       condition value
                     ; If the SBI P (A register) value is 0,
  case0:
               CMDT ; Command signal is output.
         ?SET
         ?SET
                    ; Bus release signal is output.
               RELT
         A = #1
                     ; 1 is set in A register to proceed to
                       casel
                     ; If the SBI P (A register) value is 1,
   case1:
         ?SET
                     ; Command signal is output.
               CMDT
         A=#2
                     ; 2 is set in A register to proceed to
                       case2
  case2:
                     ; If the SBI P (A register) value is 2,
         XA=SBTR D
                     ; Send data is set.
                     ; break causes the switch statement to be
         break
                       exited.
                     ; If the SBI P (A register) value is 3,
  case3:
         XA=#OFFH
                     ; FFH is set for preparation for
                       reception.
ends
```

In the switch statement, if break is not described at the end of each case process, the next case decision is made. If the A register value (actual decision value) is changed at the time, another case process can be performed.

The INTTO interrupt service routine (ACKWOP) performs over wait time error handling for ACK signal reception wait.



```
Over wait time handing
if (ACKW C==#0FH) (A); If ACKW F (ACK wait counter) is FH,
     ACKW_C=#0 (A) ; ACKW F is reset.
      ?SET
           ACKT
                     ; ACK signal is transmitted.
      ?SET
           ERR F ; ERR F (error flag) is set.
      ?CLR ACKW F
                     ; ACKW_F (ACK wait flag) is reset.
     ?CLK BUSY_F ; BUSY_F (BUSY flag) is reset.
                      ; If ACKW_F is not FH,
else
                     ; ACKW_F is incremented.
     ACKW C++
endif
```

This handling causes over wait time to occur when the 15th INTTO interrupt occurs.

8.1.3 Explanation of macro instructions

The following two macro instructions are used:

- . ?SET: Is converted into a SET1 instruction.
- . ?CLR: Is converted into a CLR1 instruction.



8.1.4 Explanation of package

<Public declaration symbols>
 SBRE_D, SBI_P, and ERR F

<Registers>

. Bank: MBE x RBE . Register: XA
. Bank: 0 . Register: XA

<RAM area>

Address	Name	Use	Initial value
50H-51H	SBTR_D	Send data area	
50н-53н	SBRE_D	Receive data area	
54H	SBI_P	Communication code pointer	
55H.O	ERR_F	Error flag	0
55H.1	BUSY_F	BUSY flag	0
55H.2	ACKW_F	ACK wait flag	0
56H	ACKW_C	ACK wait counter	0

<Nesting>

Two levels (8 x 4-bit stack area)

<Hardware>

- Port: P01 (SCKO pin)
 P02 (SB0/S00 pin)
- . Serial interface (SBI mode)
- . TO (timer/event counter 0)

<Interrupts>

INTCSIO, INTTO



<Initialization>

PCC - 3H

POGA (PORTO pull-up resistor setting)

CSIMO - 8BH (SBI mode, BUS = SBO)

TMODO ← 41H

TMO - 6AH (interval = 1 ms)

INTCSIO and INTTO enable


<Start method>

Call SBITRN.




8.2 SPD

SBITRN (subroutine)






SBIO (INTCSIO interrupt)





ACKWOP (INTTO interrupt)





8.3 Program Example

(1) SBITRN (subroutine)

```
YENT4 MBE=0, RBE=0, SB10
      VENTS MISE=0, RISE=0, ACKWOP
     PUBLIC SBRE_D, SBI_P, ERR_F
SBTR_D DSEG O AT 50H
                                                 ::Send data area
     DS
            2
SBRE_D: DS
            2
                                                 : Receive data area
SB1_P: DS
                                                 Communication code pointer
SBIFLG: DS
                                                 SBI flag area
ACKW_C: DS
                                                 ACK wait counter
ERR F EQU
                                                 : Error flag
BUSY F EQU
            SBIFLG. 1
                                                 : Busy flag
ACKW_F EQU
            SBIFLG. 2
                                                 : ACK wait flag
SBI_O EQU
            PORTO. 2
SBITRN CSEC
            I NBI.OCK
                                    CLRI PI : CLR1 instruction
7CLR MACRO P1
      ENDM
?SET
      MACRO P1
                                                :SET1 instruction
                                     SETI PI
!-----
while (forever)
   11_bit($B1_0)
                                                 : Is bus busy?
      switch(SBI_P)
         case 0:
                                                 :Output command signal
            7SET
                  CMDT
            ?SET
                  RELT
                                                 'Output bus release signal
            A = # 1
         case 1:
                 CMDT
            ?SET
                                                 :Output command signal
            A = # 2
          case 2:
            XA=SBTR_D
                                                 :Set send data
            break
         case 3:
             XA=#OFFH
                                                  Prepare for data reception
       7SET BUSY_F
       SYA=XA
       $100=XA
                                                  Start communication
       while_bit(BUSY_F)
                                                  Wait for communication to terminate
       break
    endif
 endw
 RET
```



(2) SBIO (INTCS10 interrupt)

```
CSEG
                INBLOCK
SBIO
\Lambda CKW_C = #0 (\Lambda)
                                                                 : Clear ACK wait counter
                                                                 ; Transmission mode?
if(SBl_P!=#3)(\Lambda)
                                                                 : ACK signal?
    if_bit(ACKD)
        if_bit(CO1)
                                                                 ; Is COI set?
            ?CLR
                    ERR_F
        else
            ?SET
                    ERR_F
                    BUSY_F
            ?CLR
        endif
        ?CLR
                ACKW_F
    else
        ?SET
                    ACKW_F
    endif
else
    ?SET
            ACKT
                                                                  : Reception mode?
                                                                  :Store receive data
    SBRE_D=S100 (XA)
    ?CLR
            ERR_F
    ?CLR
            BUSY_F
    ?CLR
            ACKW_F
endif
RETI
```



(3) ACKWOP (INTTO interrupt)

```
ACKWOP CSEG
                 INBLOCK
if_bit(ACKW_F)
                                                                    : ACK signal wait?
                                                                    : Check ACK signal
    if_bit(!ACKD)
         if (\Lambda CKW_C = \#0FH) (A)
             \Lambda CKW_C = #0 (\Lambda)
             ?SET
                     ACKT
                                                                    ; Over wait time
             ?SET
                     ERR_F
                                                                    ; Error
             ?CLR
                     ACKW_F
             ?CLR
                     BUSY_F
        else
             ACKW_C++
        endif
    else
         if_bit(COI)
                                                                    Check bus error
             ?CLR
                     ERR_F
         else
             ?SET
                     ERR_F
                                                                    Error
         endif
             ?CLR
                     ACKW_F
             ?CLR
                     BUSY_F
    endif
endif
RETI
END
```

Assembly list is given in A.5.

Phase-out/Discontinued



CHAPTER 9 NOTATION ADJUSTMENT PROGRAM

9.1 Explanation of Program

A program example is given for conversion of hexadecimal 1-dight data to a four count, six count, octal, decimal, or twelve count number.

9.1.1 Program outline


The example program adjusts 4-bit data set in the notation work area (SIN_W) adjusts to the notation indicated by the data set in the notation code pointer (SIN_P) and stores the result in the notation data area (SIN_D).

Table 9-1 lists the correspondence between the SIN_P data and notation.

Table 9-1 SIN_P Data and Notation

SIN_P data	Notation
0	4
1	6
2	8
3	10
4	12

The result is stored in SIN_D as shown below:



n: Notation value



Twelve count digits are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, and B.

Thus, if hexadecimal number B is adjusted to a twelve count number, B is returned; if hexadeciaml number F is adjusted to a twelve count number, 13 is returned.

9.1.2 Explanation of structured assembler

The while statement is used for six count adjustment processing.

	Six	COI	unt adjustment processing
while	(#5<@HL) (A)	:	While the data in SIN_W (notation work area) addressed by the HL register is greater than 5,
	A=@HL	:	The data in SIN_W is set in the A register.
	A+=# (16-6)	:	10 is added to the SIN_W data in the A register (6 is subtracted).
	NOP	:	NOP is inserted to enable a skip.
	X++	:	The X register value is incremented.
	@HL=A	:	The A register value is stored in SIN_W.
endw	BC=XA	:	The conversion result is stored in the BC register.
L			

The data converted into six count notation is stored in the BC register by this processing.

The ADDC instruction is used for decimal adjustment processing.



	Decimal adjuntment processing
CIRI CY	: CY (carry flag) is reset.
A=#6	: 6 is set in the A register.
HL=#SIN_W	: The SIN_W address is set in the HL register.
ADDC A, @HL	: The A register value is added to the SIN_W value. If a carry is generated, CY is set and a skip is made.
A+=#10	: 10 is added to the A register. Even if a carry is generated, no skip is made.
A<->X	: The A register and X register values are exchanged.
if_bit (CY)	: If CY is set,
(SIN_D+1)=#1 (A)	<pre>: The high-order digit of SIN_D (notation data area) is set to 1. (The default value is 0.)</pre>
endif	: The X register value is set in the low-order digit of SIN_D.
SIN_D=X (A)	

The ADDC instruction adds data with carry, thus CY must have been reset before the instruction is executed. If the ADDC instruction is immediately followed by the ADDS instruction, the ADDS instruction skip function is canceled.

The switch statement is used to separate notation adjustment processing according to the mode.



9.1.3 Explanation of macro instructions

The following macro instruction is used:

. ? SHIFT2: Shifts data right two bits.

9.1.4 Explanation of package

<Public declaration symbols> SIN_P, SIN_W

<Registers>

. Bank: RBE X RBS Registers: XA, HL, and BC

<RAM area>

Address	Name	Use	Initail value
4AH-4BH	SIN_D	Notation data area	
4CH	SIN_P	Notation code pointer	
4 DH	SIN_W	Notation work area	

<Nesting>

One level (4 x 4-bit stack area)

<Initalization>

PCC - 3H


<Start method>

Call SINSU.




9.2 SPD

SINSU (subroutine)









9.3 Program Example

SINSU (subroutine)

endw

```
PUBLIC SIN_P, SIN_W
SIN_D DSEG O AT 4AH
                                               : Notation data area
     DS
SIN_P: DS
           1
                                               : Notation code pointer
SIN_W: DS
                                               : Notation work area
?SHIFT2 MACRO P1
                                               :Shift Pl right two bits
                                   CLRI
                                         CY
                                   RORC
                                         PI
                                   CLRI
                                         CY
                                   RORC
                                         PI
     ENDM
SINSU CSEG INBLOCK
SIN_D=\#0 (XA)
switch(SIN_P)
  case 0:
                                               :Four count adjustment result
     A=SIN_W
     A &= #1100B
     ?SHIFT2 A
                                               Shift data right two bits
      (SIN_D+1)=A
                                               Store high-order data
     A=SIN_W
     A \&= #0011B
     SIN_D=A
                                               :Store low-order data
     break
                                               ; Six count adjustment result
  case 1:
     HL=#SIN_W
     X=#0
     A=@IIL
     BC=XA
      while(#5<@HL) (A)
        A=OHL
        \Lambda + = \#(16 - 6)
        NOP
        X++
        OIL-A
        BC=XA
```



```
XA=BC
                                                           : Store adjustment result
      SIN D=XA
      break
  case 2:
                                                           : Eight count adjustment
                                                             result
      V=21N_A
                                                           : Most significant Bit=1?
      if_bit(SIN_W.3)
                                                           : Store high-order data
          (SIN_D+1)=#1 (A)
      endif
      A=SIN_W
      A \& = #0111B
                                                           :Store low-order data
      SIN_D=A
      break
                                                            : Decimal adjustment result
   case 3:
      CLRI
              CY
      Λ=#6
      IIL=#SIN_W
                                            : ADDC A. GIL
      ADDC
              A. OIL
      A+=#10
      ۸<->X
       if_bit(CY)
          (SIN_D+1)=#1 (\Lambda)
                                                            :Store low-order data
       endif
                                                            ;Store high-order data
       SIN_D=X(\Lambda)
       break
                                                            :Twelve adjustment result
   case 4:
       IIL=#SIN_W
       if(#11<0HL) (A)
                                                            Store high-order data
           (SIN_D+1)=#1(\Lambda)
                                                             (DATA>11)
           A=#16-12
           A+=@IIL
           NOP
                                                            Store low-order data
           SIN_D=A
       else
                                                            :Store high-order data
           (SIN_D+1)=\#0 (A)
           SIN_D=@IIL (A)
                                                             (DATA<12)
                                                            :Store low-order data
       endif
ends
RET
```

Assembly list is given in A.6.

END




CHAPTER 10 LED DISPLAY AN KEY INPUT PROGRAM

10.1 Explanation of Program

A program example is given which displays setup data on four LEDs and stores key input data.

10.1.1 Program outline

Fig. 10-1 LED and Key Diagram





(1) LED display

4-digit data in the LED display data area (LED_D) is displayed on LED1-LED4. Fig. 10-2 shows the correspondence between written data and display patterns.

Fig. 10-2 LED Display Patterns

(2) Key input

There are 32 keys. The S1-S8 keys are DIP switches. Key input data is set in the key data area (KEY_D). One key corresponds to one memory bit. When a key is pressed, the bit corresponding to the key is set to 1.

If key data changes, the key change flag (KCHA_F) is set. Table 10-1 lists the correspondence between the key and memory bits.

Table 10-1 Correspondence Between Keys and Memory Bits

Key strobe	P1	20	P12	21	P12	22	P1:	23
Address bit	28H	29Н	2AH	2BH	2CH	2DH	2EH	2FH
0	SW25	SW29	SW17	SW21	SW9	SW13	S1	S5
1	SW26	SW30	SW18	SW22	SW10	SW14	S2	S6
2	SW27	SW31	SW19	SW23	SW11	SW15	S 3	S7
3	SW28	SW32	SW20	SW24	SW12	SW16	S4	S8



10.1.2 Explanation of structured assembler

The example program stores data after chattering is ended by using the for statement as follows:

Data	store processing
HL=#KEY_D	; KEY_D address is stored in the HL register.
DE=#KEY_W	; KEY_W address is stored in the DE register.
for (B=#0;B!=#8;B++)	; Eight loops are made by using the B register.
A=@DL	; KEY_W address is stored in the A register.
if (A!=@HL)	; If the KEY_W data differs from the data stored in KEY_D,
?SET KCHA_F	; KCHA_F (key change flag) is set.
endif	
A<->@HL+	; Data is stored in KEY_D and the address set in HL is incremented.
NOP	; NOP is entered to suppress a skip.
next	

10.1.3 Explanation of macro instructions

The following six macro instructions are used:

- . ?DEC: Decrements 4-bit data.
- . ?ROTATE: Rotates 4-bit data with carry.
- . ?TABLE: Reads and stores table data.



. ?CALADR: Calculates the cattering data address from the DIG_D (digit data) value and KEY_W (key work area) address for storage.

. ?NOT: Inverts data bit-wise and stores the result.

. ?SET: Is converted into a SET1 instruction.

. ?CLR: Is converted into a CLR1 instruction.

10.1.4 Explanation of package

<Pablic declaration symbols>
 DP_D, DIG_D, KEY_D, KCHA_F, LEDST_F

<Registers>

. Bank: 0 . Registers: XA, HL, DE, and BC

<RAM area>

Address	Name	Use	Initial value
20Н-23Н	LED_D	LED display data area	
24H	DP_D	DP display data pointer	0
25H	DIG_D	Digit data pointer	0
26H	CH_C	Chattering counter	0
27Н.О	KCHA_F	Key change flag	0
27H.1	CHCT_F	Chattering count flag	0
27H.2	LEDST_T	LED display flag	0
28H-2FH	KEY_D	Key data area	Out- with
38H-3FH	KEY_W	Key work area	

<Nesting>

One level (6 x 4-bit stack area)



<Hardware>

. Ports: PORT4

PORT5

PORT6 (KR0-KR3 pins)

PORT7 (KR4-KR7 pins)

PORT12

. Basic interval timer

<Interrupt>

INTBT

<Initialization>

- . PCC 3H
- . POGA (PORT6 and PORT7 pull-up resistor setting)
- . PMGB (PORT4 and PORT5 output mode)
- . PMGC (PORT12 output mode)
- . PORT4 -FH
- . PORT5 ←FH
- . PORT12 ←FH
- . BTM (BT interval=1.95 ms)
- . INTBT enable


<Start method>

. Call LEDKEY by making an INTBT interrupt.



10.2 SPD

LEDKEY (subroutine)





10.3 Program Example

LEDKEY (subroutine)

```
PUBLIC LEDKEY, DIG_D, DP_D, LEDST_F, KEY_D, KCHA_F
LED_D DSEG O AT ZOIL
                                                     : LED display data area
      DS
                                                      DP display data pointer
DP_D: DS
DIG_D: DS
                                                      : Digit data pointer
CH_C: DS
                                                      : Chattering counter
LKFLG: DS
                                                      Key flag area
KEY_D: DS
                                                       Key data area
XEY_W DSEG
             0 AT 38H
                                                      : Key work area
      DS
                                                      : Key change flag
KCHA F EQU
             LKFLG. 0
CHCT_F EQU
                                                     : Chattering count flag
: LED display flag
             LKFLG. L
LEDST_F EQU
7DEC MACRO PI
                                                      : Decrement Pl
                                        MOY
                                              A, Pt
                                        DEC2
                                        MOV
                                               PI. A
      ENDM
PROTATE MACRO
                                                      : Rotate Pl with carry
                                        MOV
                                              A. PI
                                        RORC
                                        MOV
                                               PI, A
      ENDM
TABLE MACRO
                                                      : Store table data addressed by P2 in Pl
                                        MOYT
                                               XA, P2
                                        MOY
                                               PI. XA
      ENDM
PALADE MACEO P1, P2, P3
                                                      :Store data calculated in P2 and P3 in P1
                                        MOY
                                               X. #0
                                        MOV
                                               A. P2
P1, $P3
                                        MOY
                                        A DDS
                                        ADDS
                                               PI, XA
      ENDM
                                                      Store P2 XOR FFH in Pl
?NOT
      MACRO PI, P2
                                        MOY
                                               P1. P2
                                               BC, #OFFII
                                        XOR
                                               PI. BC
       ENDM
                                                      :SET1 instruction
?SET
      MACRO
                                        ZETI
                                                      :CLRl instruction
?CLR
      MACRO P1
                                        C1.RI
       ENDM
LEDIBL CSEG
             PAGE
                                                      ;LED segment data
             abcdefgs
                                                      : 0
: 1
             00000011B
       DB
             100111118
             00100101B
       DB
       DB
             000011018
             100110018
       DB
DB
             010010018
       DB
DB
DB
             010000018
             B0011111B
              00000001B
       DB
DB
              00001001B
              000100018
       DB
DB
              011000118
              100001018
              0110000110
              01110001B
```



```
LEDKEY:
PORT4-FOFFH (XA)
                                                  :Turn off LED display
32E1
11(DIG_D==10) (A)
  DIG_D=#3 (A)
                                                  : Change digit data
   ?CLR CY
  PREC DIG_D
cndlf
PROTATE PORTIZ
                                                  : Decrement PORT12
II_bit (LEDST_F)
  HL-FLED D
                                                  :Set table address
   L-DIG_D (A)
   A=0111.
   X=#0
   PTABLE PORT4, MPCXA
                                                  :Set table Data
   L=DIG_D (A)
                                                  Set digit data
   If (DP_D==L) (A)
?CLR PORT4.0
                                                  DP display
   endlf
endif
                                                  :Calculate chattering data address
7CALADR HL. DIG_D. KEY_W
?NOT XA. PORT6
                                                  : Correct comparison data
If (XAI = BILL)
                                                  Does chattering data change?
  XA<->8111.
                                                  Store new data
   CH_C=#0FH-4 (A)
                                                  Set chattering counter
   SEL CHCI_F
                                                  Set chattering count flag
endif
11(8KEY_#+6--HL) (XA)
                                                 :Chattering end?
   If_bit(CHCT_F)
                                                 :Is chattering count flag set?
      IF(CH_C==#0FH) (A)
?CLR CHCT_F
HL=#KEY_D
                                                  :Set key data address
         DE-SKEY_W
                                                  :Set key work address
         for (B=#0; B1=#8; B++)
            A=BDL
Ef(A1=BHL)
                                                  :Set preceding data address
                                                  :Does data change?
               7SET
                     KCHA_F
                                                 :Set key change flag
            endif
            A <->#III.+
                                                 :Store data and increment address
            NOP
         next
     else
CH_C++
                                                 :Increment chattering counter
      endif
   endif
endif
RET
```

Assembly list is given in A.7.



APPENDIX A ASSEMBLY LISTS

A.1 Scale Generation Program

COM-75X FAMILY	ASSEMBLER	ER V3.5			89/01/10 21:39:18 PAGE : 1
*			I		
COMMAND : B:SOUND.ASM MC	: MOD=516		(COMMAND FILE :		
STNO ADRS R C	OBJECT	IC MAC	SOURCE STATEMENT		
0 m 4			; ************************************	**************************************	######################################
• w w •			PUBLIC SOUND		
~ & & O P			经存款的存款 医水体性 化水体性 化水体性 经存储 化二甲基苯甲基苯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲	***************************************	告诉者告诉法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法法
12 13 14 004F	·		SOUND_D DSEG 0 AT 4FH : Scale data	* * * * * * * *	:*************************************
1 0	. 0		SOUTBL CSEG PAGE		Timer pulse data table
0000	o ∢ m				
0003			DB 0DEH DB 0D3H		7 7 7 7 7 7 8 1 1 1 1 1 1 1 1 1 1 1 1 1
0005	۰ U				: MI ; FA
0007	e 11				: FA# : SO
0000 0000	E) 4				## O A
000B	Ο 4				LA#
0000 0000 0000 0000	7.C 7.S 6.17		DB 7CH DB 75H DB 6FH		#000 000 000 000 000
0010	•				. RE
35 36 0010 9	262			CLR1	ETO Disable INTTO interrupt
0012	0626			CLR1	MBE
0014	2006		; CLR PORT2.0	CLR1	PORT2.0
41 42 43 0016 A 44 0018 9 45 001A 0	A34F 9A00 01		;;f(SOUND_D!=#0) (A)	S S S S S S S S S S S S S S S S S S S	; Scale data? A,sounD_D A,#0 ??1
0010			.: 1000 .: 1000		
49 001C 9	409		O QNNOS≡V :	MOV	χ, 40
001E	A34F			MOV	A, SOUND_D

UCOM-75X FAMILY ASSEMBLER V3.5

TARGET CHIP : UPD75516 STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND

89/01/10 21:39:18 PAGE : 2

STNO	ADRS R	OBJECT	[C MAC	SOURCE STATE	MENT			
5 4 5 5 5 6	0020 0021 0023	D0 92A6 897C		; ?TABLE ; TM0=#01	TMODO, @PCXA		TYOM YOU	; Store timer pulse data TMODO.XA ; Set timer XA.#01111100B
58 59 60	0025	92A0 B5A2		; ?SET	TOEO		MOV SET 1	TMO.XA ; Enable pulse output TOEO
62 63	0029 002A 002A	02 B4A2		; ?CLR	TOE0	??2:	BR CLR1	??3 Disable pulse output
67	002C 002C	EE		; end if RET		??3:		
70				END				



A.2 A/D Conversion Program

89/01/10 21:29:13 PAGE : 1	**	•		**************************************		***************************************	; Analog channel pointer	A/D CONVERSION GALGA	CLR1 MBE	:166		BR	MOV A.ACHN_P SET GATA AND STAIT CONVERSION AND A.#7 NOV X.#8 XCH A.X.X YCH A.X.X		DK		BR 771 ??3:	NOP	: ************************************
		(COMMAND FILE :	SOURCE STATEMENT		PUBLIC ACONV_D	**************************************	ACHN_P DSEG 0 AT 47H		MBE	;while(forever)	; ; if_bit(EOC)	S# G NHOW MOM BBOTS6		; break	; endif	endv		: SWAIT	; ;while(forever)
LER V3.5			IC MAC																
Y ASSEMBLER		(OD=516	OBJECT						9030		A7D8	0 A	A347 9937 9A89 D9	0776	10		F2	60 60 60	
UCOM-75X FAMILY	* *	COMMAND : B:ADCNV.ASM MOD=516	STNO ADRS R	10 10 7	rဟလt	/ 30 60 60 7	13		18 19 20 0000	21 22 23 0002		27 0004	29 0005 30 0007 31 0009 32 0009		35 000E 36 37 000F		40 000F 41 0010	42 43 64 0010 45 0011 47 0012	48 49 50 0014

UCON-75X FAMILY ASSEMBLER V3.5

STNO ADRS R OBJECT IC NAC SOURCE STATEMENT

52 ; if_bit(EOC)
53 0014 A7D8
54 0016 05
55 ; ACONY_D=SA (XA)
56 0017 A2DA
57 0019 9248
58 ; break
59 001B 01
60 ; endif
61 001C
62 ;
63 ; endw
64 001C F7
65 001D
66 ; Endw
67 001D EE RET
68 ; ERET

END

TARGET CHIP : UPD75516 STACK SIZE = 0000H

68 69

ASSEMBLY COMPLETE, NO ERROR FOUND

89/01/10 21:29:13 PAGE: 2

SKT EOC Does conversion terminate?

MOV XA.SA Store conversion result data
MOV ACONV_D,XA
BR ??6

??5:

BR ??4 ??6:

A-4



A.3 Analog Key Input Program

89/01/10 21:34:29 PAGE : 1				计量法语语单位语言			Analog key data area Analog key work area Analog flag area Work area	Analog key change flag	****	古世 导致 经分价 计分类 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	: Does conversion end?			: Store conversion result data		:Start the next conversion	: Correct key data					>	
				****	am :********				*	* * * *	į	20C	I 6:	;	XA, SA	BC, XA	SOC SOC	х,х	BC.XA	A.X	. u	HL, #CMP_W GHL, A	
				***	t program				**	***	!	SKF	BR	:	¥0¥	MOV	SETI	ХСН	MOM	хСН	MOV	MOV MOV	
	:	^			Analog key input				电极电极电极电极电极电极电极电极电极电极电极电极电极电极电极电极电极电极电极	光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光光	??1:		: 266										
		D FILE :	Ę	****	***************************************	AKCHA_F	0 AT 40H	AKFLG.0 AKFLG.1	***	INBLOCK	6												
		(COMMAND FILE	SOURCE STATEMENT	**	****	PUBLIC	DSEG DS : DS DS DS	F 50U F 50U	**	CSEG	while_bit(!EOC					Soc						1	; ;if(@HL>#7) (A)
			SOURCE	* *	* * * * * * *	 .	AKEY_D AKEY_W: AKFLG: ACH_C: CMP_W:	AKCHA_F ACHCT_F	*	ANKEY	. vhile			; XA=SA	; BC=XA	; ?SET	; A<->X	BC=X4	X - > 4 .				; ; i f (@H]
LER V3.5			1C MAC																				
LY ASSEMBLER		: MOD=516	OBJECT					(0110)			6	A6D8 01	단		A2.0A	AA56	ដូច្ចាប់	60	AA56	60	9A0F	8B46 E8	
UCOM-75% FAMILY		COMMAND B:ANKEY.ASM	STNO ADRS R				0042			:		0000	0003					000A	000B	000D	3000	0010	
UCOM-7	*	COMMA B: ANK	STNO	~ 61	E 4 W	910	0 H H H H 6 8 8	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2001	2 2 4	1001	28 2 2 8 8 9	3 3 3 4	3 65	3 S	35	30 CO	4 6	75.7	4.	4 4 4	44,	5 10



89/01/10 21:34:29 PAGE : 2

**					**		
STNO	ADRS I	R OBJECT	IC MAC	SOURCE STATEMENT			
53 54	0013 0014 0015	77 A8 02				MOV SUBS BR	A,#7 A,@HL ??3
	0016 0017	8E 60		; BC++		INCS	BC
58	0017	80		; end i f	??3:		
60 61				;;if(AKEY_W!=BC) (XA)		waw	:Does data change?
63	0018 001A 001C	A242 AA4E 01		÷		MOV SKE BR	XA,AKEY_W XA,BC ??4
65 66	001D 001E	ÓВ			??4:	BR	??5
	001E 0020	AA5E 9242		; AKEY_W=BC (XA)		MOA	:Set new data xa.Bc akey_w,xa
70	0022	75		; ACH_C=#(0FH-10) (A)		MOA	; Set chattering counter A,#(0FH-10)
73	0023	9345		; ?SET ACHCT_F		MOY SET1	ACH_C, A ACHCT_F
75	0025	9544 R 5047		;else		BR	??6
77 78	0029			;	??5:		
	0029 002B	9744 R 5047		; If_bit(ACHCT_F)		SKT BR	ACHCT_F
82 83				; if(ACH_C!=#0FH) (A)			
85	002D 002F 0031	A345 9AF0 01				MOV SKE BR	A, ACH_C A, #0FH ?78
87 88	0032	04			778:	BR	??9
89 90 91	0033	8245		; ACH_C++		INCS	ACH_C : Increment counter
92	0035	R 5047		, 6186	??9:	BR	??10
94 95 96	0037	9444		; ?CLR ACHCT_F		CLR1	Does count end?
	0039	8B40		; HL=#AKEY_D		MOV	HL,#AKEY_D
	003B	A242		; if(AKEY_W!#@HL) (XA)		MOA	XA,AKEY_W
102	003D 003F 0040	AA19 01 02				SKE BR BR	XA.GHL ??11 ??12
104		,-		; ?SET AKCHA_F	??11:		:Set key change flag

89/01/10 21:34:29 PAGE: 3

									**			
STNO	ADRS	R	OBJECT	1 C	MAC	SOURCE	STAT	TEMENT				
106	0041		8544								SET1	AKCHA_F
107						;		endif				
108	0043									??12:		
109						;						
110						:		XA=AKEY_W				
111	0043		A242								MOV	XA, AKEY_W
112						;		@HL=XA				,
113	0045		AA10								NOV	QHL, XA
114						;	end	lif				,
115	0047									??10:		
116						;						
117						; e	ndif					
118	0047									??7:		
119						;						
120						; end i f						
121	0047									??6:		
122						;						
123	0047		EE			RET						
124						;						
125						END						

TARGET CHIP : UPD75516 STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND



A.4 Communication Program with EEPROM

JCON-75X FAHILY ASSENBLER	ER V3.5								89/01/10 21:34:48 PAGE: 1	
* *					*					
COMMAND : B:EEPROM.ASM MOD=516		ຮ	CCOMMAND FILE	FILE :		~				
STNO ADRS R OBJECT	IC MAC	SOURCE STATEMENT	TATEKENI	+						
H CV CV 74		* * *			Communication program with REPROM	n progra	m with	REPROM	* * * * * * * * * * * * * * * * * * * *	
တ ယ္ (PUBLIC	E2WD_1	E2WD_D, E2RA_D, E2RD_D, E2RW_F	E2RW_F				
		E2WA_D I	SEG	0 AT 30H	нов				:Write address area	
9 003 10 0032 12 0034		E2WD_D: D E2RA_D: D E2RD_D: D	SSSS	, a a a					:Write data area :Read address area :Read data area	
13 14 (009F) 15 (3FC9)		EZRW_F E	EQU EQU	27H.3 PORT2.1	T				:Read/write flag ;cs for uPD6252	
16 18 19		**	*	*		***		***	*****	
20		EEPROM C	**************************************	INBLO	在在中国的工作中的工作的工作工作工作工作工作工作工作工作工作工作工作工作工作工作工作工作	***	**	*	***************************************	
22 23 24 0000 B727 25 0002 R 502C		; If_bit(E2RW_F)	E2RW_F)				SKT	E2RW_F		
			while(forever)	ver)					: Read mode	
0004		••	CLR	KBE		: 25.	į	!		
0004			?SET	cs_o			CLRI	MBE	:Start communication	
9000		••	15102	#0C0H			MOW W	XA,#0C0H	: Transmit random read command	
0000 R 404			\$\$102	#0FFH			MOV TO THE	XA, #OFFH	:Receive WB flag	
00100			HL=#0					HL.#0		
41 42 43 0012 · A2E4 44 0014 AA4A			if(S100==HL)	=#HL)	(XA)		MOV	XA,S100 XA,HL	· BUSY?	
0017 0019 R			:5102		E2RA_D		tr.	XA, E2RA_	::3 XA.E2RA_D !SIOSUB	
001B 001D R			25102		*0FFH			XA,#OFFH	:Receive read data	

89/01/10 21:34:48 PAGE: 2

**							**				
STNO	ADRS	R OBJECT	IC MAC	SOURCE S	TATEMENT						
	001F 0021	A2E4 9236		;	_	S100 (XA)			MOY	XA,SIOO E2RD_D,XA	Store read data
55 56	0023	9CD2		;	?CLR	cs_o			CLRI	cs_o	
57	0025	04		;	break				BR	??4	
59	0025	04		:	end	i i f		??3:			
61	0026			į	CLR CS	^					
	0026	9CD2		Ĭ.	_	_0			CLR1	cs_o	
64 65	0028	R 5004		; end	l W				BR	??2	
66 67	002 A			;				??4:			
70	002A 002C	R 504E		;else				??1:	BR	??5	
71 72				whi	le(forever))				;	Write mode
74	002C			;	CLR MBE	3		??6:	a. D.	un#	
75 76	002C	9090		;	SET CS	_0			CLR1	MBE ;	Start communication
77 78	002E	9 D D 2		;	?S102 #0				SET1	cs_o	Transmit random write command
79	0030	8900 R 404F							MOV CALLF	XA,#0 !SIOSUB	
81	0034	89FF		;	?SIO2 #0F	FH			NOV	XA,#OFFH	Receive WB flag
83		R 404F		į	HL=#0				CALLF	!SIOSUB	
	0038	8B00							MOY	HL,#0	
86 87				;	if(SIO0==HI	(XA)			MOV	XA, S100	
89	003A	A2E4 AA4A							SKE BR	XA,HL ??7	
91	003E	OB		;		?S!02	E2WA_D		MOV	XA,E2WA_D	: Transmit write address
	003F 0041	A230 R 404F							CALLF	!SIOSUB	
94 95	0043	A232		;	?SIO2	E2WD_D			MOV	XA,E2WD_D	Transmit write data
96 97	0045	R 404F		:	?CLR	cs_o			CALLF	!SlosuB	
	0047	9CD2		;	break				CLRI	cs_o	
	0049	04		:	endif				BR	??8	
102	004A							??7:			
103 104 105		9CD2		;	?CLR CS	_0			CLR1	cs_o	

A-S



89/01/10 21:34:48 PAGE: 3

STNO ADRS R OBJECT IC MAC SOURCE STATEMENT endw 107 004C R 502C BR ??6 108 004E 109 110 ; end if 111 004E ??5: 112 113 004E EE RET 115 SIOSUB 116 117 ; **************** SIOSUB: 118 004F ; S100= XA : Transfer data 120 004F 92E4 MOV SIOO,XA 121 122 ;repeat 123 0051 ??9: ;until_bit([RQCS[0) ; Wait for communication to end 124 125 0051 126 0053 SKT BR 127 128 ;?CLR IRQCSIO 129 0054 9C8D CLRI IRQCSIO 130 0056 EE RET 131 END 132

TARGET CHIP: UPD75516 STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND



A.5 SBI Communication Program

JCOM-75X FAMILY ASSE	ASSEMBLER V3.5								89/01/10 21:36:46 PAGE: 1
:					•	*			
COMMAND : B:SBITRN.ASM MOD=51	w		(COMMAND FILE	FILE:		~			
STNO ADRS R OBJECT	IC MAC	SOURCE	STATEMENT	E					
3 2 11		* * * * * * * * * * * * * * * * * * *	化二氯甲基甲甲基甲甲基甲甲基甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲	*	* * *	**************************************	tion p	********* program	**************************************
4 5 0008 R 0000 6 000A R 0000		* * * * * * * * * * * * * * * * * * * *	VENT4	MBE=0, E	######################################	***	**	* * * * * * * * * * * * * * * * * * * *	**************************************
r 80 ·		••	PUBLIC	SBRE_D	SBRE_D, SBI_P, ERR_F				
		SBTR_D	DSEG	0 AT 50H	#.				:Send data area
12 0052 13 0054 14 0055 15 0056		SBRE_D: SBI_P: SBIFLG: ACKW_C:	0 0 0 0 8 8 8 8	8					Receive data area Communication code pointer SBI flag area
16 17 (0154) 18 (0155) 19 (0156)		ERR_F BUSY_F ACKW_F	EQU EQU	SBIFLG.0 SBIFLG.1 SBIFLG.2	018				Ach wall coulled Error flag Busy ellag Ack walt flag
20 21 (3FC2)		SBI_O	EQU	PORTO.2					1
23		SBITRN	CSEG	INBLOCK					
2 2 2 4 2 6 8 4		*	***	* * * * * * * *	***	***	***	**	黄帝母帝母母母母母母母母母
2.27		**	计算条件的 计数据 计图像 的复数 计图像 的复数 计图像 的复数 计图像 的复数 的复数 的复数 的复数 化二甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基	***	****	****	***	***	计量等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等等
30 0000		:while(;while(forever)			: 146			
31 32 33 0000 BFE0 34 0002 R 502A		•••	if_bit(SB1_0)	6 ₋			SKT	SBI_0	: Is bus BUSY?
35 37 0004 A354			switch (SBI	SB1_P)			WO V	A,SBI_P	
38 39 0006 9A00 40 0008 05			U 55 50 50 50 50 50 50 50 50 50 50 50 50	 0			SKE BR	A. 4.	,
41 42 0009 95E2		••		SET	CMDT		SET1	CMDT	command sign
43 44 000B 85E2				SET	RELT		SET1	RELT	output bus release signal
45 46 000D 71				A=#[MOV	٨.#1	
48 000E 49 000E 9A10		•	? :				SKE	A,#1	
0100				SET	CMDT		ت	e 	: Output command signal



89/01/10 21:36:46 PAGE : 2

STNO ADRS R OBJECT IC NAC SOURCE STATEMENT	**				**			
A = #2	STNO	ADRS	R OBJECT	IC MAC	SOURCE STATEMENT			
Second S		0011	95E2				SET1	CMDT
S	53 54	0013	72		; A=#2		MOY	A,#2
SYE	55				; case 2:	004.		
SR 0016 007			9A20			1141	SKE	A,#2
Side	58						BR	??5
Side		0017	4250		; XA=SBTR_D		MOY	XA.SBTR D Set send data
		0017	A230		; break			
64 001A 65 001C 02		0019	05				BR	??6
65 001A 9A30 66 001D 02 67 68 001D 89FF 69 70 001F		001A			, case J.	??5:		
XA=#0FFH NOV XA,#0FFH Prepare for data reception	6.5	001A						^^*
69		001C	02		: XA=#0FFH		DA	Prepare for data reception
70 001F 71 001F 72	68	001D	89FF				MOA	XA,#OFFH
71 001F 72 73 74 001F 9555 75 76 0021 92E6 77 78 0023 92E4 79 80 81 0025 82 0025 9755 83 0027 01 84 85 0028 FC 86 0029 87 88 89 0029 90 91 002A 90 91 002A 91 002A 92 02 93 002C 96 97 002C EE 80 BUSY_F 81 BUSY_F 82 BUSY_F 83 BUSY_F 84 BUSY_F 85 BUSY_F 86 BUSY_F 87 88 89 0029 02 90 91 002A 88		0018			; ends	??7:		
The control of the	71					??6:		
74 001F 9555 75 76 0021 92E6 77 78 0023 92E4 79 80 80 81 0025 82 0025 9755 83 0027 01 84 85 0028 FC 86 0029 87 88 0029 02 89 0029 02 90					; 7SRT BUSY P			
76 0021 92E6 77 78 0023 92E4		001F	9555		<u>-</u>		SETI	BUSY_F
Sion=XA Start communication Start comm		0021	0286		; SVA=XA		MOV	SVA XA
79		0021	9260		; S100=XA			:Start communication
## Wait for communication to end Solit Str Busy_F		0023	92E4				MOA	S100,XA
81 0025				•	; ; while_bit(BUSY_F)			:Wait for communication to end
83 0027 01 84	81				•	??8:	CVT	
84 ; endw								
86 0029	84				; endw		99	220
87			FC			??9:	DR	
89 0029 02 90 ; endif 91 002A 7?2: 92 ; 93 ;endw 94 002A R 5000 95 002C 7?10: 96 ; 97 002C EE RET	87							
90 ; endif 91 002A ???2: 92 ; 93 ;endw BR ??1 95 002C ??10: 95 02C ??10:		0029	02		; break		BR	??10
92 ; 93 ;endw 94 002A R 5000 95 002C 96 ; 97 002C EE RET	90				; endif			
93 ; endw 94 002A R 5000 95 002C ??10: 96 ; 97 002C EE RET		002A			:	772:		
95 002C	93				endw			•
96 ; 97 002C EE RET			R 5000			??10:	вк	AAI
		0020						
		002C	EE		RET			
98 99						*****	******	*****
100 ;* [NTCS10	100					****	****	****
101 ; **********************************								
103	103				; .			Dent NOV world countries
104 ;ACKW_C=#0 (A) ;Reset ACK wait counter 105 0000 70 Moy A,#0		0000	70		, non		MOV	A,#0 Reset ACK wait counter



89/01/10 21:35:46 PAGE: 3

**		**			
STNO ADRS	R OBJECT IC MAC	SOURCE STATEMENT			
100 0001	0050			14014	10711 0 1
106 0001	9356			MOV	ACKW_C, A
107 108		; if(SBI_P!=#3) (A)			· Muon muit mada 2
109 0003	A354	,11(561_1.4#0) (A)		MOY	A,SBI P : Transmit mode?
110 0005	9A30			SKE	A,#3
111 0007	02			BR	??11
112 0008	R 501D			BR	??12
113 000A			??11:		· ·
114		;			707 1 10
115	1000	; if_bit(ACKD)		0.42	; ACK signal?
116 000A 117 000C	A7E3 OD			SKT BR	ACKD ??13
118	OD	•		DR	::13
119		; if_bit(COI)			; Is COI set?
120 000D	A7E1	· -		SKT	cot
121 000F	03			BR	? ? 1 4
122		; ?CLR ERR_F			
123 0010	8455			CLR1	ERR_F
124 125 0012	04	; else		BR	??15
126 0013	04		??14:	Ьĸ	::13
127		; ?SET ERR_F			
128 0013	8555	-		SET1	ERR_F
129		; ?CLR BUSY_F			
130 0015	9455			CLR1	BUSY_F
131 132 0017		; endif	??15:		
132 0017		;	::15:		
134		?CLR ACKW_F			
135 0017	A455			CLRI	ACKW_F
136		; else			
137 0019	02			BR	??16
138 001A 139		; ?SET ACKW_F	??13:		
140 001A	ASSS	; ?SET ACKW_F		SET1	ACKW_F
141	K333	; endif		3511	noa*_r
142 001C		,	??16:		
143		;			
144		;else			
145 001C	0C			BR	??17
146 001D 147		; ?SET ACKT	??12:		
148 001D	85E3	; ?SET ACKT		SET1	Reception mode? Transmission
149	0010	; SBRE_D=SIOO (XA)		D	• =.
150 001F	A2E4	,		MOV	XA,SIOO ; Store receive data
151 0021	9252			MOA	SBRE_D, XA
152		; ?CLR ERR_F			
153 0023	8455	. OCL D. DUGY E		CLRI	ERR_F
154 155 0025	9455	; ?CLR BUSY_F		CLRI	BUSY_F
156	3703	; ?CLR ACKW_F		CLRI	DOD (_1
157 0027	A455	,		CLRI	ACKW_F
158		; end i f			-
159 0029			??17:		



89/01/10 21:36:46 PAGE : 4

**				**				
STNO	ADRS R	OBJECT IC MAC	SOURCE STATEMENT					
160			;					
161 162	0029	EF	RET I					
163			· ;**************	******	******	******	******	*****
164			;*	INTTO				
165 166			ACKWOP CSEG INE	:*************************************	*******	******	****	*****
167			;					
168			; if_bit(ACKW_F)			SKT	ACKW_F	ACK signal wait?
	0000 0002 R	A755 5028				BR	??18	
171		5010	;					
172			; if_bit(!ACKD)			SKF	ACKD	Check ACK signal
	0004 0006 R	A6E3 501C		•		BR	??19	
175			;					
176	0000	A356	; if(ACKW_C==	#0FH) (A)		MOV	A.ACKW_C	
		9AF0				SHE	A,#OFH	
179		oc				BR	??20	
180	000D	70	: ACKW_C=	:#0 (A)		¥C:₩	A,#0	
		9356				NOV	ACKW_C, A	
183			; ?SET	ACKT				Over wait time
184 185	0010	85E3	: ?SET	ERR_F		STTI	ACK!	
	0012	8555	,			SETI	ERR_F	Error
187			; ?CLR	ACKW_F		C. RI	ACKW_F	
188	0014	A455	; ?CLR	BUSY_F		C. al	ACKW_F	
190	0016	9455	•			CLRI	BUSY_F	
191	0010	02	; else			BR	??21	
	0018	02			??20:	DIC	21	
194			: ACKW_C+	•				
195 196	0019	8256	; endif			INCS	ACKW_C	
	001B		, enail		??21:			
198			;					
199	001B	oc	; else			BR	??22	
	001C	• •			??19:			
202			14 54 5400					
203	001C	A7E1	; if_bit(CO)	.)		SKT	COI	Check bus error
		03	•			BR	??23	
206	0017	9.455	; ?CLR	ERR_F		CLRI	ERR_F	
207	001F	8455	; else			CLRI	un_r	
209		02				BR	??24	
	0022		; ?SET	ERR_F	??23:			Error
211 212	0022	8555	; ?SET	EAR_P		SET1	ERR_F	
213			; endif				=	

89/01/10 21:36:46 PAGE : 5

STNO	ADRS	R	OBJECT	I C	MAC	Sour	RCE ST	ATEMENT				
214	0024									??24:		
215						;		?CLR	ACKW_F			
216	0024		A455								CLR1	ACKW_F
217						;		?CLR	BUSY_F			
218	0026		9455								CLR1	BUSY_F
219						:						
220						:	endi	f				
221	0028									??22:		
222						;						
223						; end	lif					
224	0028									??18:		
225						;						
226	0028		EF			RET						
227						;						
228						END						

TARGET CHIP : UPD75516 STACK SIZE = 0000H

ASSEMBLY COMPLETE, NO ERROR FOUND



A.6 Notation Adjustment Program

COM-75X FAMILY ASSEMBLER	BLER V3.5		89/01/10 21:39:36 PAGE	
* *		:		
COMMAND : B:SINSU.ASM MOD=516		(COMMAND FILE :		
STNO ADRS R OBJECT	IC MAC	SOURCE STATEMENT		
0 C		;*************************************	program	
4 W W		,我们的人,我们们,我们们,我们们,我们们,我们们,我们们,我们们,我们们的,我们们的	蒙蒙语序等 医蜂物性 医骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨骨	
			Notation data area	
9 004A 10 004C 11 004D		SIN_P: DS 1 SIN_W: DS 1	Notation code pointer Notation work area	ze
164 164		· 计多数分类 计多数分类 医多种性性 医多种性性 医多种性 医多种性 医多种性 医多种性 医多种性 医多		
15		SINSU CSEG INBLOCK		
17 18 19 0000 8900 20 0002 924A		;SIN_D=#0 (XA) MOV	**************************************	
000		:switch(SIN_P) MOV		
0000		SXS : case 0:		nt processing
29 30 000C 993C			A,#1100B	
31 32 0000E 33 000F 98 36 0010 R6		: 'SHIFT2 A CLR1 RORC CLR1 BOEN		o bits
0012		1)=A		r.
0014 A				
40 41 0016 9933 42		A &= #0011B AND SIN DEA	A, #0011B Store low-order data	·
42 0018 934A 44		MOV	SIN_D, A	·
			;;; : Six count adjustment processing	t processing
47 001C 9A10 48 001C 9A10 49 001E R 5038		SKE SKE	3 A, #1	
50 51 0020 8B4D		NON PINTER TO THE TENTER TO	HL, #SIN_W	



89/01/10 21:39:36 PAGE : 2

**		**		
STNO ADRS R OBJECT IC MAC	SOURCE STATEMENT			
52	; X=#0			
53 0022 9A09 54	; A=GHL		МОЛ	X,#0
55 0024 E1 56	; BC=XA		MOA	A, @HL
57 0025 AA56 58			MOY	BC, XA
59	; ; while(#5<@HL) (A)			
60 0027 61 0027 75		??4:	MOY	A,#5
62 0028 A8 63 0029 08			SUBS BR	A, GHL ??5
64 65 002A E1	; A=GHL		MOY	A,@HL
66	; A+=#(16-6)			
67 002B 6A 68 002C 60	NOP		ADDS	A,#(16-6)
69 70 002D C1	; X++		INCS	x
71 72 002E E8	; @HL=A		моч	@HL.A
73 74 002F AA56	; BC=XA		ноч	BC, XA
75	; endw			
76 0031 F5 77 0032		??5:	BR	??4
78 79	; ; XA=BC			
80 0032 AA5E 81	; SIN_D=XA		MOA	; Store adjustment result
82 0034 924A 83	; break		NOA	SIN_D, XA
84 0036 R 507A 85	; case 2:		BR	Octal adjustment processing
86 0038	, case s.	??3:	255	
87 0038 9A20 88 003A R 504C			SKE BR	A,#2 ??6
89 90 003C A34D	; A=SIN_W		MOV	A,SIN_W
91 92	; if_bit(SIN_W.3)			:Most significant Bit=1?
93 003E B74D 94 0040 03			SKT BR	SIN_W.3
95	; (SIN_D+1)=#1 (A)			Store high-order data
96 0041 71 97 0042 934B			MOA	(SIN_D+1),A
98 99 0044	; endif	??7;		
100 101	; ; A=S[N_W			
102 0044 A34D 103	; A &= #0111B		NOV	A,SIN_W
104 0046 9937			AND	A,#0111B
105	; SIN_D=A			Store low-order data



89/01/10 21:39:36 PAGE: 3

	**					**		
	STNO	ADRS R	OBJECT	IC MAC	SOURCE STATEMENT			
		0048	934A				МОУ	SIN_D, A
	107	004A R	507A		; break		BR	??2
	109	OU4K K	307A		; case 3:		ЬK	Decimal adjustment processing
		004C			,	??6:		Decimal adjustment processing
		004C	9A30				SKE	A,#3
		004E R					BR	??8
		0050	E6		CLR1 CY			
	114	0051	76		; A=#6		MOV	A,#6
	116	0031	70		; HL=#SIN_W		MOT	A,#0
		0052	8B4D		, 112-45111_4		MOV	HL, #SIN_W
		0054	A9		ADDC A, GHL		; ADDC	A, CHL
	119				: A+=#10			
		0055	6 A				ADDS	A,#10
	121	0056	D9		; A<->X		хсн	A,X
	123	0036	Da				ACH	Ν, Δ
	124				if_bit(CY)			
		0057	D7				SKT	CY
	126	0058	03				BR	??9 : Store low-order data
	127				; (SIN_D+1)=#1 (A)			
>		0059 005A	71 934B				MOA	A,#1 (SIN_D+1),A
١.	130	0034	3340		; endif		NOV	(GIN_D+I)!V
Υ .		005C			, chair	??9:	*	
~	132				;			
	133				; SIN_D=X (A)			; Store high-order data
		005C	9979				MOV	A,X
	135	005E	934A		; break		MOA	SIN_D, A
		0060 R	507A		, Dreak		BR	??2
	138	0000 10	00111		; case 4:		2	: Twelve count adjustment processing
	139	0062				??8:		- · · · · · · · · · · · · · · · · · · ·
		0062	9A40				SKE	A,#4
		0064 R	507A		. UT AD IN U		BR	??10
	142	0066	8B4D		; HL=#SIN_W		MOA	HL, #SIN_W
	144	0000	654D		:		1101	110, #0111_#
	145				if(#11(@HL) (A)			
	146	0068	7B				MOY	A,#11
		0069	A8				SUBS	A, @HL
		006A	09		(SIN DAIL-MI (A)		BR	; Store high-order data (DATA >11)
	149	006B	71		: (SIN_D+1)=#1 (A)		MOY	A,#1
		006C	934B				MOV	(SIN_D+I),A
	152				; A=#16-12			
	153	006E	74				MOA	A,#16-12
	154				: A+=@HL			
		006F	D2		NOR		ADDS	A, GHL
	155	0070	60		NOP SIN_D=A			; Store low-order data
		0071	934A		, 31N_D-X		MOY	sin_D,A
	159				; else			The state of the s

A-18

UCOM-75X	FAMILY	ASSEMBL	ER V3.	5
----------	--------	---------	--------	---

ASSEMBLY COMPLETE, NO ERROR FOUND

89/01/10 21:39:36 PAGE : 4

**						**							
STNO	ADRS	R OBJECT	IC MAC	SOURCE	STATEMENT								
	0073	06					BR	??12					
161	0074			_	(011) 5.13	??11:							
	0074	70		;	(SIN_D+1)=#0 (A)				Store	high-order	data	(DATA	<12)
	0075	934B					MOY	Λ,#0		•		•	
165				:	SIN_D=@HL (A)		MOT	(S[N_D+1),	, Storo	low-order	A-+-		
166	0077	E1		•			MOY	A,@HL '	SCOLE	TOM-OLGEL	uala		
	0078	934A					NOV	SIN_D, A					
168				;	endif								
	007A					??12:							
170 171				; ends									
	007A			, enas		9910.							
	007A					9910: 992:							
174				;									
	007A	EE		RET									
176				;									
177				END									
TARGET	מוער י	: UPD7551	e										
		= 0000H	· ·										
•													

A - 19



A.7 LED Display and Key Input Program

UCOM-75X FAHILY A	ASSEMBLER V3.5				89/01/10 21:37:11 PAGE : 1
* *				•	
COMMAND B: LEDKEY. ASM MOD	MOD=516		(COMMAND FILE	FILE:	
STNO ADRS R OBJ	OBJECT IC MAC	SOURCE	STATEMENT		
च छ छ अ ।		**************************************	****	LED display and key input program	**************************************
n vo t- i			PUBLIC	PUBLIC LEDKEY, DIG_D, DP_D, LEDST_F, KEY_D, XCHA_F	***
8 10 0020 11 0024 12 0025 13 0025 14 0027 15 0028		LED_D DP_D: DIG_D: CH_C: LKFLG: KEY_D:	D S S S S S S S S S S S S S S S S S S S	0 AT 20H	LED display data area DP display data pointer Digit data pointer Chattering counter Key flag area
16 17 18 0038		KEY_*	DSEG	0 AT 38H 8	: Key work area
	(009C) (009D)	KCHA_F CHCT_F LEDST_F	EQU EQU	LKFLG.0 LKFLG.1 LKFLG.2	: Key change flag : Chattering count flag : LED display flag
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		传 使 使 使 传 音	大袋 袋 管 管 管 管 管 管 管 管 管 管 管 管 管 管 管 管 管 管		* * * * * * * * * * * * * * * * * * *
32 33 34 35 36 36 30 37 30 30 30 30 30 40 40 40 40 40 40 40 40 40 40 40 40 40			28	EDTBL CSEG PAGE abcdefgx DB 00000011B DB 10011111B DB 00101001B DB 10011001B DB 01000001B DB 00001001B DB 00011011B DB 00000001B DB 00011001B DB 0001001B DB 0001001B DB 0001001B DB 0100001B DB 01100001B DB 01100001B DB 011100001B DB 011100001B DB 011100001B DB 011100001B DB 01110001B DB 01110001B DB 01110001B	LED segment data 10. 12. 14. 15. 16. 17. 19. 19. 19. 19. 19. 19. 19. 19. 19. 19

Phase-out/Discontinued

UCOM-75X FAMILY ASSEMBLER V3.5

**					**			
STNO	ADRS R	OBJECT	IC MAC	SOURCE STATEMENT				
54	0010	89FF		: LEDKEY: ;PORT4=#0FFH (XA)		MOV	YA #0850;	Turn off LED display
	0012	92F4		;?SET CY		MOV	PORT4, XA	,
59	0014	E7		: : ((DIG D		SETI	CY	
60 61	0015	A325		; i f (DIG_D==#0) (A)		MOY	A,DIG_D	
	0017	9A00				SKE	A,#0	
	0019	05				BR	??1	_
64	001A	73		; DIG_D=#3 (A)		MOY	; A,#3	Change digit data
66 67	001B	9325		; ?CLR CY		MOV	DIG_D,A	-
	001D	E6		; else		CLRI	CY	
	OOIE	05		, 6136		BR	??2	
	001F			; ?DEC DIG_D	??1:			
	001F	A325		; ?DEC DIG_D		MOV	A,DIG_D	
	0021	C8				DECS	Α	
	0022	9325				MOY	DIG_D,A	
76	0024			; end i f	900.			
78	0024			:	??2:			
79				; ?ROTATE PORT12			;	Decrement PORT12
	0024	A3FC				MOY	K, FORTIZ	Decrement PORTIZ
	0026	98				RORC	A BORTIO A	
83	0027	93FC		:		MOY	PORT12,A	
84				; if_bit(LEDST_F)				
	0029	A727				SKT	LEDST_F	
86 87	002B R	5045		; HL=#LED_D		BR	??3	
	002D	8B20		; L=DIG_D (A)		MOV	HL.#LED_D	Set table address
	002F	A325				MOY	A,DIG_D	
	0031	9972		. A = 0.11		MOV	L,A	
92	0033	El		; A=GHL		MOV	A, GHL	
94	0033	11		; X=#0		HO *	n, will	
	0034	9A09				MOV	X,#0	
96				; ?TABLE PORT4,@PCXA				; Set table data
	0036 0037	D0 92F4				TVOM VOM	XA, @PCXA PORT4, XA	
99				; L=DIG_D (A)				; Set digit data
	0039	A325				MOY	A,DIG_D	, see argre data
101	003B	9972		L++		MOV	L,A	
	003D	C2		• -		INCS	L	
104				1				
105				; if(DP_D==L) (A)				



89/01/10 21:37:11 PAGE : 3

*	•			**			
STN	ADRS P	OBJECT	IC MAC	SOURCE STATEMENT			
10	003E 0040 0042	A324 990A 02		; ?CLR PORT4.0		MOV SKE BR	A,DP_D A,L ??4 ; DP display
11 11 11:	0043 I 2 0045	9CC4		; endif	??4:	CLR1	PORT4.0
11: 11: 11:	4 5 0045			; end if	??3:		
11 12 12	0045 0047 0049 0048	9A09 A325 8B38 AAC8		; ?CALADR HL,DIG_D.KEY_W		MOY MOY ADDS	X,#0 A,DIG_D HL,#KEY_W XA,XA
12: 12: 12: 12:	4 004F 5 0051 5 0053	AAC2 A2F6 8FFF AABE		; ?NOT XA, PORT6		ADDS MOV MOV XOR	XA.PORT6 BC,#OFFH XA.BC
2 13 2 13		AA19 01 07		;if(XA!=@HL)	??5:	SKE BR BR	: Does chattering data change? XA.@HL ??5 ??6
13	3 4 0059	AAII		; XA<->@HL ; CH_C=#0FH-4 (A)		хсн	: Store new data XA,@HL : Set chattering counter
13 13	005B 005C 005C	7B 9326 9527		; ?SET CHCT_F		MOV MOV SET1	A,#0FH-4 CH_C,A CHCT_F Set chattering count flag
14	0060	3027		; end if	??6:	22.1	
14. 14	4 0060 5 0062 5 0064 F	893E AA4A R 508A		;if(#XEY_W+6==HL) (XA)		MOY SKE BR	; Does chattering end? XA,#KEY_W+6 XA,HL ??7
	B 9 0066 0 0068 F	9727 R 508A		; if_bit(CHCT_F)		SKT BR	; Is chattering count flag set? CHCT_F ??8
15 15 15		A326 9AF0 8 5088		; if(CH_C==#0FH) (A)		MOV SKE BR	A.CH_C A.#OFH ??9
15 15 15	5 7 0070	9427 8B28		; ?CLR CHCT_F ; HL=#KEY_D		CLR1 MOV	CHCT_F HL.#KEY_D Set key data address



89/01/10 21:37:11 PAGE: 4

**					**			
STNO	ADRS	R OBJECT	IC MAC	SOURCE STATEMENT				
160 161 162	0074	8D38		; DE=#KEY_W		MOY	DE,#KEY	:Set key work address
163				for(B=#0;B!=#8;B++	·)			
	0076	GAOF		, 10, (2, 10,2, 10,2	•	MOV	B.#0	
	0078	01				BR	??10	
	0079				??11:	****	_	
	0079 007A	C7			??10:	INCS	В	
	007A	9A87			::10.	SKE	B,#8	
	007C	01				BR	??12	
	007D	09				BR	??13	
	007E				??12:			.
173	007E	E5		; A=@DL		VOV	A, CDL	:Set preceding data address
175	2100	ES		; if(A!=@HL)		NOA	A, WDL	
	007F	80		,		SKE	A, GHL	Does data change?
177	0080	01				BR	??14	
	1800	02				BR	??15	
	0082				??14:			
180	0083	0507		: ?SET KO	CHA_F		KCHA_P	Set key change flag
182	0082	8527		; endif		SETI	KCHA_F	·
	0084			, enail	??15:			
184				; A<->@HL+	,,,,,,			Store data and increment address
	0084	EA				XCH	A, BHL+	score data and increment address
	0085	60		NOP				
187	0005	70		; next				
	0086 0087	F2			??13:	BR	??11	
190	000,			· ·				·
191				else				
	0087	02				BR	??16	
	0088				??9:			
194	0000	0000		; CH_C++		****	au a	; Increment chattering counter
195	0088	8226		; endif		INCS	CH_C	
	A800			, endii	??16:			
198				;				
199				; end if				
	008A				??8:			
201				;				
202	008A			; end i f	??7:			
204	0001			•				
	008A	EE		RET				
206				;				
207				END				
TARABA	~							
		: UPD7551 = 0000H	ь					
SINCE	DILE	- JUUUN						•

ASSEMBLY COMPLETE, NO ERROR FOUND



APPENDIX B MAIN PROGRAM EXAMPLE

The main program is separated into eight modes (S1-S8 are used as mode keys). When any one of S1-S8 is set to ON, the mode corresponding to the mode key is selected; otherwise, no processing is performed.

Table B-1 Correspondence between Keys and Modes

Key	Mode	Processing	
S1	1	Scale generation	
S2	2	EEPROM read/write	
S 3	3	A/D conversion	
S4	4	SBI communication	
S5	5	Notation adjustment	
S6	6	Key input	
S7	7	Analog key input	
S8	8	Scale generation and display	

When multiple keys are pressed at a time, the key having the lower key number takes precedence over other keys.



B.1 Scale Generation (Mode 1)

<Packages>

Scale generation program, LED display and key input program, and INTBT program

- . When S1 is set to ON, key display and scale generation are performed.
- . Keys SW9-SE24 correspond to the scale.
- . For key display, SW9-SW24 correspond to display data 0-F.
- . Scale generation and key display are performed only when keys are pressed.




Table B2 lists the correspondence between the keys and generated scale and display data.

Table B-2 Correspondence between Keys and Scale and Display Data

SW	9	10	11	12	13	14	15	16
Scale data	_	Do	Do#	Re	Re [#]	Mi	Fa	Fa#
Display data	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Scale data	So	So [#]	La	La#	Si	Do	Do#	Re
Display data	8	9	A	В	С	D	Е	F



<RAM area>

- . LED display area (LED_D): 20H-23H
- . Key change flag (KCHA_F): 27H.0
- . Key data area (KEY_D): 28H-2FH
- . Key input conversion work area (KEYIN_W): 4EH
- . Scale data area (SOUND_D): 4FH
- . No key flag (NOKEY_F): 59H.0
- . Mode code pointer (MODE_P): 5AH

<Hard ware>

- . Basic interval timer
- . Timer/event counter



B.2 EEPROM Read/Write (Mode 2)

<packages>

Communication program with EEPROM, LED display and key input program, and INTBT program

- . When the S2 key is set to ON, EEPROM is read/written according to the pressed keys
- . Input data and read data are displayed.
- . Table B-3 lists the correspondence between the keys and input data.

Table B-3 Correspondence between Keys and Input Data

SW	9	10	11	12	13	14	15	16
Input	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Input	8	9	A	В	С	D	E	F

SW25 and SW26 are used for:

SW25	SW26
Read	Write


EEPROM is read in the following sequence:

(a) Enter read address (two hexadecimal digits) by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.



(b) Press SW25.




EEPROM is written in the following sequence:

(a) Enter write address (two hexadecimal digits) and data (two hexadecimal digits) in order by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.

(b) Press SW26.



<RAM area>

•	Key change flag (KCHA_F)	:	27H.0
•	Read/write flag (E2RW_F)	:	27H.3
•	Write address area (E2WA_D)	:	30H-31H
•	Write data area (E2WD_D)	:	32H-33H
	Read address area (E2RA_D)	:	34H-35H
•	Read data area (E2RD_D)	:	36H-37H
•	Key input conversion work area (KEYIN_W)	:	4EH
•	No key flag (NOKEY_F)	:	59H.0
	Mode code pointer (MODE_P)	:	5AH



<Hardware>

- . Serial interface (2-line mode)
- . Basic interval timer



B.3 A/D Conversion (Mode 3)

<Programs>

A/D conversion program, LED display and key input program, and INTBT program


- . A/D conversion is executed by pressing SW9-SW12 to enter the channel number.
- . Table B-4 lists the correspondence between the keys and channel numbers and input ports.

Table B-4 Correspondence between Keys and Analog Channels

Key	Channel number	Analog channel
SW9	0	ANO
SW10	1	AN1
SW11	2	AN2
SW12	3	AN3

The data converted into digital form is displayed on LEDs.

The display format is as follows:



<RAM area>

. Key change flag (KCHA_F) : 27H.0 . Analog chattering pointer (ACHN P) : 47H

. A/D conversion data area (ACONV_D) : 48H-49H

. Key input conversion work area (KEYIN W) : 4EH



. No key flag (NOKEY_F)

. Mode code pointer (MODE_P)

: 59H.0

: 5AH

<Hardware>

- . A/D converter
- . Basic interval timer



B.4 SBI Communication (Mode 4)

<Programs>

SBI communication program, key input program, and INTBT program

- . Commands and data are transmitted according to the pressed keys.
- . Data is received according to the pressed keys.
- . When mode 4 is selected, the program transmits a given address.
- . The keys SW9-SW24 are used.
- . The low-order four bits of an 8-bit slave address can be set by setting the slave DIP switch. The high-order four bits are set to 0. However, the slave address is read only at reset start.
- . uPD75308 is used for the slave CPU.

The slave CPU performs processing according to the command data received from the master CPU, as listed in Table B-5.

Table B-5 Slave CPU Command List

Command	Processing
оон	Character code is written into the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented.
01H	Character code is written into the LCD display code area at the position pointed to by the current pointer. Then, the pointer is decremented.
02Н	Character data is read from the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented. The master CPU transmits the number of output characters immediately following the command.
03Н	Character data is read from the LCD display code area at the position pointed to by the current pointer. Then, the pointer is incremented. The master CPU transmits the number of output characters immediately following the command.



Command	Processing										
04H	The pointer value indecating the display change position is rewritten. However, since the pointer consists of three bits, only the low-order three bits are valid even if data of 8 or more is written.										
05H	The current pointer value is read.										
06Н	The decimal point at the position pointed to by the current pointer is set.										
07H	The decimal point at the position pointed to by the current pointer is reset.										
08Н	Apostrophe at the position pointed to by the current pointer is set. The pointer value does not change.										
09H	Apostrophe at the position pointed to by the current pointer is reset. The pointer value does not change.										
FFH	Slave CPU is placed in nonselection state. When this command is acknowledged, neither commands nor data is acknowledged until a new slave address is acknowledged. Table B-6 lists the correspondence between keys and input data										

Table B-6 lists the correspondence between the keys and input data.

Table B-6 Correspondence between Keys and Input Data

SW	9	10	11	12	13	14	15	16
Data	0	1	2	3	4	5	6	7
SW	17	18	19	20	21	22	23	24
Data	8	9	A	В	С	D	E	F

SW25, SW26 and SW27 are used for:

SW25	SW26	SW27
Command transmission	Data transmission	Reception




Commands and data are transmitted in the following sequence:

(a) Enter a command (two hexadecimal digits) or data (two hexadecimal digits) by pressing the keys.

The pressed key data is displayed on LED1. When another key is pressed, the preceding key data is shifted left and the new key data is displayed on LED1.

(b) Press SW25 for command transmission or SW26 for data transmission.



Commands 00H-0FH can be used. If any other value is entered for a command, an error occurs. When an error still occurs after command transmission is repeated five times, it is displayed on LED1-LED4.

For reception, press SW27.

The current LCD pointer value is received from the slave CPU and displayed on LED3-LED4.

<RAM area>

•	Key change flag (KCHA_F)	:	27H.0
•	Key input conversion work area (KEYIN_W)	:	4EH
•	Send data area (SBTR_D)	:	50H-51H
•	Receive data area (SBRE_D)	:	52H-53H
•	Communication code pointer (SBI_P)	:	54H
•	Error flag (ERR_F)	:	55H.0
•	No Key flag (NOKEY_F)	:	59H.0
•	Mode code pointer (MODE_P)	:	5AH



<Hardware>

- . Serial interface (SBI mode)
- . Basic interval timer
- . Timer/event counter



B.5 Notation Adjustment (Mode 5)

<Programs>

Notation adjustment program, LED display and key input program, and INTBT program.

- . The data entered by pressing a key is displayed in a four count, six count, octal, decimal, or twelve count number.
- . The entered data must be one hexadecimal digit.

Table B-7 lists the correspondence between the keys and data.

Table B-7 Correspondence between Keys and Data

SW	9	10	11	12	13	14	15	16
Data	0	1	2	3	4	5	6	. 7
SW	17	18	19	20	21	22	23	24
Data	8	9	A	В	С	D	E	F

SW25-SW29 are used for:

SW25	SW26	SW27	SW28	SW29
adjustment	adjustment	Octal adjustment	Decimal adjustment	adjustment

One hexadecimal digit entered is converted into a decimal number in the following sequence:

(a) Enter hexadecimal 1-digit data by pressing a key


The entered data is displayed on LED1. When a key is pressed, new data is displayed.

(b) Press SW28.



When SW28 is pressed, the data displayed on LED1 is converted into a decimal number for displayed on LED3-LED4.

The LED display format is as follows:



Likewise, four count, six count, octal, and twelve count adjustments are performed.

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, and B are used for twelve count digits.

<RAM area>

. Key change flag (KCHA_F) : 27H.0
. Key input conversion work area (KEYIN_W) : 4EH
. Notation data area (SIN_D) : 4AH-4BH
. Notation code pointer (SIN_P) : 4CH
. No key flag (NOKEY_F) : 59H.0
. Mode code pointer (MODE_P) : 5AH

<Hardware>

. Basic interval timer



B.6 Key Input (Mode 6)

<Programs>

LED display and key input program and INTBT program.

- . Data entered by pressing SW9-SW32 is displayed on LED1-LED2.
- . The data is displayed only while the keys are pressed.


Table B-8 lists the correspondence between the keys and display data.

Table B-8 Correspondence between Keys and Display Data

SW	9	10	11	12	13	14	15	16
Data	00	01	02	03	04	05	06	07
SW	17	18	19	20	21	22	23	24
Data	08	09	0A	0В	0C	0D	0E	0F
	 	L	L				·	
SW	25	26	27	28	29	30	31	32
Data	10	11	12	13	14	15	16	17

Key chaterring is about 20 ms.

The LED display format is as follows:





<RAM area>

LED display data area (LED_D)
Key change flag (KCHA_F)
LED display flag (LEDST_F)
27H.0
27H.2

. Key data area (KEY_D) : 28H-2FH

Key input conversion work area (KEYIN_W) : 4EHMode code pointer (MODE_P) : 5AH

<Hardware>

. Basic interval timer



B.7 Analog Key Input (Mode 7)

<Programs>

Analog key input program


- . Data entered by pressing AS1-AS16 is displayed on LED1.
- . The data is displayed only while the keys are pressed.

Table B-9 Correspondence between Analog Keys and Display Data

AS	1	2	3	4	5	6	7	8
Data	0	1	2	3	4	5	6	7
AS	9	10	11	12	13	14	15	16
Data	8	9	A	В	С	D	E	F

Key chaterring is about 30 ms.

The LED display format is as follows:



<RAM area>

LED display data area (LED_D)
LED display flag (LEDST_F)
27H.2
Analog key data area (AKEY_D)
40H-41H
Analoy key change flag (AKCHA_F)
44H.0
Key input conversion work area (KEYIN_W)
4EH
Mode code pointer (MODE_P)
5AH



<Hardware>

- . A/D converter
- . Timer/event counter



B.8 Scale Generation and Display (Mode 8)

<Programs>

Scale generation program, LED display and key input program, and INTBT program


. Scale is generated every second. At the same time, digits are displayed on LED4 in the order of 0 to 8.

Table B-10 lists the correspondence between the display data and generated scale.

Table B-10 Correspondence between Display Data and Scale

Display	0	1	2	3	4	5	6	7	8
Scale		Do	Re	Mi	Fa	So	La	Si	Do#

The LED display format is as follows:



<RAM area>

•	LED display data area (LED_D)	:	20H-23H
	LED display flag (LEDST_F)	:	27H.2
•	Key input conversion work area (KEYIN_W)	:	4EH
•	Scale data area (SOUND_D)	:	4FH
•	Data counter (DATA_C)	:	57H
•	2-time counter (TIME2_C)	:	58H
	Mode code pointer (MODE_P)	:	5AH

<Hardware>

- . Basic interval timer
- . Timer/event counter



B.9 Circuit Diagram

The circuit diagram of the system used with the main program is shown.







Fig. B-1 Circuit Diagram (2/2)





B.10 Program Example

break

```
MAIN PROGRAM
       **********************
        YENTO
                MBE=0, RBE=1, APMAIN
        VENT1
                MBE=0.RBE=0.INTBT
                CODE(SINSU, ADCNY, EEPROM, SBITRN, SOUND, LEDKEY, ANKRY)
                DATA(SIN_P,SIN_D,SIN_W,LED_D,DIG_D,DP_D,KEY_D,ACHN_P,ACONV_D,AKEY_D)
DATA(E2WA_D,E2WD_D,E2RA_D,E2RD_D,SBTR_D,SBTR_D,SBT_P,SOUND_D)
BIT(LEDST_F,KCHA_F,AKCHA_F,E2RW_F,ERR_F)
        EXTRN
        EXTRN
        EXTRN
DATA_C DSEG
                O AT 57H
                                                                  :Data counter
        DS
TIME2_C: DS
                                                                  :2-time counter
MAINFLG: DS
                                                                  :Main flag area
MODE_P: DS
                                                                  Mode code pointer
KEYIN_W DSEG
                O AT 4EII
                                                                  Key input conversion work area
NOKEY_F EQU
                MAINFLG.0
                                                                  :No key flag
                    ?SET
        MACRO
                                                                  :SET1 instruction
        ENDM
7CLR
        MACRO
                11
                                                                  ;CLRl instruction
                                                 CLRI
                                                         P1
        ENDM
?CALL
        MACRO
                                                                  ;CALL instruction
                                                 CALLF
                                                         TPI
        ENDM
                                 INITIALIZE
                             *******
APMAIN CSEG PAGE
SEL
        RB2
PCC=#3 (A)
                                                                  Machine cycle 0.95 us
SP=#0 (XA)
PORT4=#OPFH (XA)
                                                                  Set stack pointer
                                                                  Set PORT4 and PORT5
PORT12=#OFH (A)
                                                                  Set PORT12
Set PORT0, 6, and 7 pull-up resistors
PORT2, 4, and 5 output mode
PORT12 output mode
Clear RAM (18H-OFFH)
POGA=#11000001B (XA)
PMGB=#00110100B (XA)
PMGC=#00010000B (XA)
HL=#18H
XA=#0
while (XA1=!!L)
        QIIL=A
        111.++
        NOI
endw
BTM=#1111B (A)
                                                                  Basic interval timer 1.95 ms
ΕI
       LEBT
                                                                  Enable INTBT interrupt
ΕI
                                 MAIN
while(forever)
    if((MODE_P+1)==\#0) (A)
                                                                  ; MODE_P=1XII?
        switch (MODE_P)
                                                                  ; Check mode
            case 1:
?CALL
                        MODEI
                break
            case 2:
                ?CALL
                        MODE2
                break
            case 4: ?CALL
                        MODE3
```



```
case 8:
                 ?CALL
                          MODE 4
ï
    elseif(MODE_P==#0) (A)
                                                                        : MODE P=OXH?
;
        switch (MODE_P+1)
                                                                        : Check mode
             case 1:
?CALL
                          MODE5
                 break
             case 2:
                 ?CALL
                          MODEG
                 break
             case 4:
                 ?CALL
                          HODE7
                 break
             case 8:
                 ?CALI.
                          MODE8
;
    endif
endw
                                   MODEL
MODEI:
LED_D=#0 (XA)
                                                                        :Clear LED display data
(I.ED_D+2)=\#0 (XA)
111.=#1
while (MODE_P==HL) (XA)
                                                                        :Mode=1?
    if_bit(KCHA_F)
                                                                        Does key change?
         PCLR KCHA_F
PCALL KEYIN
                                                                        Key data change processing
         II_bit(NOKEY_F)
                                                                        :Key input?
             PCLR NOKEY_F
PCLR LEDST_F
             SOUND_D=#0 (A)
                                                                        :Set rest data
         else
             111.=#1011
;
              if(XA<IIL)
                                                                        :Key data <10H?
                  LED_D=A
?SET LEDST_F
                                                                        Change display data
                                                                        Turn on LED display
Set scale data
                  SOUND D=A
              else
                  ?CLR
                          LEDST F
                                                                        Turn off LED display
                  SOUND_D=#0 (A)
                                                                        Set rest data
              endif
         end i f
         ?CALL
                  SOUND
                                                                        Scale generation processing
    endif
111.=#1
endw
?CLR
        LEDST_F
                                                                        Turn off LED display
SOUND_D=#0 (A)
                                                                        Set rest data
7CALL
       SOUND
RET
                                   MODE2
MODE2:
HODE2;
LED_D=#0 (XA)
(I.ED_D+2)=#0 (XA)
7SET LEDST_F
7SET RELT
                                                                        Clear LED display data
                                                                        Turn on LED display
CSIMO=#10011111B (XA)
                                                                        '2-line serial I/O mode
while (MODE_P==IIL) (XA)
                                                                        :Mode=2?
     if_bit(KCHA, F)
                                                                        Does key change?
         PCLR KCHA_F
PCALL KEYIN
                                                                        Change key data
```



```
If_bIt(NOKEY_F)
                                                                       : No key input?
            ?CLR
                     NOKEY_F
         else
;
             DE=XA
             HL=#10H
             if(XA = = IIL)
                                                                       Key data=10H?
Set read address
Read mode
                 E2RA_D=LED_D (XA)
7SET E2RW_F
7CALL EEPROM
                                                                       Communication
Display read data on LED
                  (LED_D+2)=E2RD_D (XA)
             endif
             XA=DE
             HL=#11H
             if(XA==HL)
                                                                       Key data=11H?
Set write address
Set write data
                 Write mode
                                                                       Communication
             endif
;
             XA=DE
             HL=#10H
             If (XACHL)
                                                                        ; Key data <10H?
                 IIL=#LED_D
                                                                       ; Shift display data left
                  while(Ll=#04H)
                 A<->@HL+
endwNOP
LED_D=E (A)
                                                                       ; Set data in display area
             endif
         endif
;
    endif
HL=#2
endw
?CLR
         LEDST_F
                                                                        :Turn off LED display
RET
                                   MODE3
LED_D=#0 (XA)
                                                                        ;Clear LED display data
(LED_D+2)=\#0 (XA)
while (MODE_P==HL) (XA)
                                                                        :Mode=3?
    if_bit(KCHA_F)
?CLR KCHA_F
?CALL KEYIN
                                                                        :Does key change?
                                                                        Key data change processing
         if_bit(NOKEY_F)
                                                                        :No key input?
                      NOKEY_F
            ?CLR
         else
             HL=#4
             DE=XA
             if(XA(HL)
                                                                        Key data <4?
                 XA=DE
                  ACHN_P=A
                                                                        Set analog channel data
                  LED_D=A
?CALL ADCNY
                                                                        Set key data in display area
                                                                        A/D conversion processing
                  (LED_D+2)=ACONV_D (XA)
                                                                        Set conversion data in display area
                  ?SET
                        LEDST_F
                                                                        'Turn on LED dispaly
             endif
         endif
    endlf
HL=#4
endw
?CLR
         LEDST_F
                                                                        :Turn off LED display
RET
```



```
MODE 4
                 ******************************
?DATSET MACRO
                                                                       ; Set SBI data
                P1, P2
SBI_P=P1 (XA)
SBTR_D=P2 (XA)
        ENDM
MODE4:
SET1
        RELT
                                                                       ; Set SOO latch
CS1M0=#10001011B (XA)
                                                                       ; SBI mode (BUS=SBO)
; Set timer/event counter
TMOD0=#41H (XA)
TMO=#01101100B (XA)
        1 ETO
EL
                                                              I ETO
                                                      ;EI
                                                                       : Enable INTTO interrupt
                                                              IECSIO : Enable INTCSIO interrupt
         1ECS 10
ΕI
                                                      : E1
LED_D=#0 (XA)
                                                                       Clear LED display data
(LED_D+2)=#0 (XA)
SET1 LEDST_F
?DATSET #0,#0
                                                                       : Turn on LED display
                                                                       Transmit address
        ERR_F
?CLR
?CALL
         SBISUB
HL=#8
while(MODE_P==HL) (XA)
                                                                       : Mode=4?
LOOP:
     if_bit(KCHA_F)
                                                                       : Does key change?
         ?CLR KCHA_F
?CALL KEYIN
                                                                       : Key data conversion processing
         if_bit(NOKEY_F)
                                                                       : No key input?
             ?CLR
                     NOKEY_F
             HL=XA
                                                                       :Clear DP data
              DP_D=#0 (A)
;
              if(H==#1)
                                                                       Key data=1XH?
                  if(L==#0)
                                                                       : Key data-10H?
                      HL=#1011
                           If(LED_D(IIL) (XA)
                                ?DATSET #1,LED_D
                                                                       :Transmit command
                                ?CLR
                                        ERR_F
                                ?CALL
                                        SBISUB
                           else
                               goto
                                                                       ; Error
                                        ERROR
                  endif
elseif(L==#1)
                                                                        Key data=11H?
                  ?DATSET #2,LED_D
?CALL SBISUB
elseif(L==#2)
                                                                        Transmit data
                                                                        Key data=12H?
                      ?DATSET #1,#5
?CALL SBISUB
                                                                        'Transmit command "05H"
                      SBI_P=#3 (A)
?CALL SBISUB
                                                                        Receive data
                       (LED_D+2)=SBRE_D (XA)
                                                                       Set receive data in display area
                       LED_D=#0 (XA)
                  endif
              else
                  D=L (A)
                  HL=#LED_D
                  while(L1=#04)
                                                                        Shift display data left
                       A<->@HL+
                      NOP
                  endw
                  LED_D=D (A)
                                                                       ;Set key data in display area
              endif
     endif
endif
 ,
HL=#8
 endw
DP_D=#0 (A)
?CLR LEDST_F
                                                                        :Turn off LED display
 ?DATSET #1,#OFFII
                                                                        :Transmit command "Logoff"
         ERR_F
 ?CLR
```



```
?CALL
        SBISUB
ĎΙ
                                                           IETO ; Disable INTTO interrupt IECSIO ; Disable INTCSIO interrupt
        IETO
                                                   :DI
        LECSIO
                                                   ; DI
ומ
RET
ERROR:
LED_D=#OEEH (XA)
(LED_D+2)=#0EEH (XA)
DP_D=#1 (A)
goto
       LOOP
                                    SBISUB
SBISUB:
for (D=#0:D!=#5:D++)
    ?CALL SBITRN
If_bit(!ERR_F)
       break
    endif
next
if_bit(ERR_F)
          ERROR
go to end if
                                 MODE5
. ******************************
MODE6:
LED_D=#0 (XA)
                                                                    : Clear display data
(LED_D+2)=#0 (XA)
?SET LEDST_F
                                                                    ; Turn on LED display
HL=#1011
while (MODE_P==IIL) (XA)
                                                                    : Mode=5?
:
    If_blt(KCHA_F)
                                                                    : Does key change?
        ?CLR KCHA_F
?CALL KEYIN
                                                                    : Key data conversion processing
;
        if_bit(NOKEY_F)
                                                                    : No key input?
            ?CLR
                    NOKEY F
            BC=XA
            HL=#15H
;
             if(XA<HL)
                                                                    : Key data <14H?
                 XA=BC
                 HL=#OFH
;
                 if(XA>HL)
                                                                    ; Key data >OFH?
                     HL=XA
;
                     switch(L)
                                                                    : Check mode
                         case 0:
                             SIN_P=#0 (A)
                                                                    ; Four count conversion mode
                             break
                         case 1:
                              SIN_P=#1 (A)
                                                                    : Six count conversion mode
                              break
                         case 2:
                             SIN_P=#2 (A)
                                                                    : Octal conversion mode
                              break
                         case 3:
                              SIN_P=#3 (A)
                                                                    ; Decimal conversion mode
                              break
                         case 4:
                              SIN_P=#4 (A)
                                                                    : Twelve count conversion mode
                     ends
                                                                       Set data
                     SIN_W=LED_D (A)
                                                                       Notation adjustment processing
                     ?CALL SINSU
                     LED_D+2=SIN_D (XA)
                                                                       Set adjustment result in display
                                                                       area
                     LED_D=A
                                                                    : Set key data in display area
                     LED_D+2=#0 (XA)
                 endif
;
             endlf
```

end i f



```
endif
HL=#1011
endw
?CLR
        LEDST_F
                                                                    : Turn off LED display
RET
                                 MODE6
                                ******
MODE6:
LED_D=#0 (XA)
(LED_D+2)=#0 (XA)
                                                                    ; Clear display data
HL=#2011
while(MODE_P==HL) (XA)
                                                                    : Mode=6?
    if_bit(KCHA_F)
                                                                    Does key change?
               KCHA_F
KEYIN
        ?CLR
?CALL
                                                                    ; Key data conversion processing
        if_bit(NOKEY_F)
                                                                    ; No key input?
                     NOKEY_F
            ?CLR
                                                                    :Turn off LED display
            ?CLR
                     LEDST_F
        else
            LED_D=XA
                                                                    :Set key data in display area
            ?SET
                     LEDST_F
                                                                    Turn on LED display
        end I f
    endif
HL=#20H
endw
?CLR
        LEDST_F
                                                                    :Turn off LED display
RET
                                  MODE7
MODE7:
                                                                    :Clear display data
LED_D=#0 (XA)
(LED_D+2)=\#0 (XA)
ADM=#01000100B (XA)
                                                                    Set channel 4
HL=#40H
                                                                    :Mode=7?
while (MODE_P==HL) (XA)
     If_bit(AKCHA_F)
                                                                    :Does key change?
         ?CLR AKCHA_F
HL=#10H
                                                                    :No key input?
         if(AKEY_D==HL) (XA)
                    LEDST_F
             ?CLR
                                                                    Turn off LED display
             LED_D=AKEY_D (XA)
?SET LEDST_F
                                                                    :Set key data in display area
                                                                    Turn on LED display
         endif
    endif
HL=#40H
endw
?CLR
                                                                    :Turn off LED display
         LEDST_F
RET
                                  MODE8
 MODE8:
LED D=#0 (XA)
                                                                    :Clear display data
(LED_D+2)=#0 (XA)
?SET LEDST_F
                                                                     Turn on LED display
 WM=#00000100B (XA)
                                                                     :Set watch timer
DATA_C=#0 (A)
                                                                     :Clear data counter
IIL=#80H
 while (MODE_P==HL) (XA)
                                                                     Mode=8?
```



```
if_bit(IRQW)

?CLR IRQW

TIME2_C++
                                                              :Is IRQW set?
                                                              :Increment 2-time counter
       if(T1ME2_C==#2) (A)
                                                              ; One second?
           TIME2_C=#0 (A)
           switch(DATA_C)
                                                              Change scale data
               case 0:
SOUND_D=#1 (A)
                                                              ; DO
                  break
               case 1:
SOUND_D=#3 (A)
                                                              : RE
                   break
               case 2:
SOUND_D=#5 (A)
                                                              MI
                   break
               case 3:
                   SOUND_D=#6 (A)
                                                              FA
                   break
               case 4:
                   SOUND_D=#8 (A)
                                                              ; so
                   break
               case 5:
                   SOUND_D=#OAH (A)
                                                              LA
                   break
               case 6:
                   SOUND_D=#OCH (A)
                                                              SI
                   break
               case 7:
                  SOUND_D=#ODH (A)
                                                              ; DO
                   break
               default:
                   SOUND_D=#0 (A)
                                                              REST
           ends
÷
                                                              :Data counter=8?
:Clear data counter
           1f(DATA_C==#8) (A)
              DATA_C=#0 (A)
           else
                                                              :Increment data counter
               DATA_C++
           endif
                                                              ;Set data counter value in display area
           LED_D=DATA_C (A)
           TCALL SOUND
                                                              ;Scale generation processing
       endif
   endlf
HL=#80H
endw
                                                              :Turn off LED display .
CLR
      LEDST_F
SOUND_D=#0 (A)
                                                              Clear scale data
WM=#0 (XA)
                                                              Stop watch timer
?CALL
      SOUND
                                                              Stop scale generation
                              KEYIN
;Shift XA register right
?RORXA MACRO
                                              CLR1
                                                      CY
                                              XCH
                                                      Α,Χ
                                              RORC
                                                      ٨
                                              XCH
                                                      A , X
                                              RORC
KEYIN:
HL=#KEY_D+4
KEYIN_W=#0 (A)
                                                              ;Check counter
while (KEYIN_W1=#3) (A)
   C=#0
   XA=QHL
    while(C!=#8)
        ?RORXA
                                                              Shift XA register right
;
        if_bit(CY)
                                                              ;Key input?
           break
        endif
```



```
;
         C++
     endw
     if_bit(CY)
                                                                         : Key input?
         break
     endif
    KEYIN_W++
                                                                         : Increment counter
    XA=#2
    HL-=XA
endw
;
switch(KEYIN_W)
                                                                         Convert key input data
    case 0:
         HL=#0
         break
    case 1:
HL=#8
         break
    саве 2:
HL=#10H
         break
    default:
         ?SET
                  NOKEY_F
ends
;
X=#0
                                                                         :Store conversion result in XA
A=C
XA+=HL
                                                                          register
RET
                                    INTBT
INTBT
         CSEG
                  INBLOCK
CALLF
         ILEDKEY
                                                                         LED display and key input processing Analog key input processing
CALLF
RET I
         ! ANKEY
END
```

Phase-out/Discontinued

NEC